Patterned SOI regions on semiconductor chips

Details Patterned SOI regions on semiconductor chips Patterned SOI regions on semiconductor chips

2001-10-11

2004-06-29

Pham, Long (Department: 2814)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

On insulating substrate or layer

C438S149000, C438S243000, C438S248000, C438S386000, C438S424000, C438S515000, C438S516000, C438S522000, C438S526000, C438S528000, C438S530000

Reexamination Certificate

active

06756257

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to Silicon-On-Insulator (SOI) semiconductor chips and more particularly to patterned regions of SOI in bulk semiconductor material and further, to trenches formed at the perimeter of respective SOI regions to provide electrical isolation and to remove or control crystalline defects.
BACKGROUND OF THE INVENTION
It is well known that SOI based logic circuits show 20-30% higher performance than logic circuits comparably made on bulk-Si. Currently, Si wafers are ion implanted with oxygen such as 10
18
atoms/cm
2
to form a buried oxide region beneath the surface of the Si. The Si wafers are annealed to form a continuous buried oxide layer (BOX) beneath the surface that isolates electrically the top Si layer from the bulk Si below the BOX. The above process for making SOI wafers is known in the art as separation by implantation of oxygen (SIMOX). SOI wafers are then processed to form devices and/or circuits therein.
In the fabrication of CMOS circuits on bulk Si, shallow trench isolation (STI) has been used to provide electrical isolation between devices. A shallow trench is formed, filled with an insulator and then planarized by Chemical Mechanical Polishing (CMP).
In the fabrication of Dynamic Random Access Memories (DRAM), memory cells consisting of a field effect transistor and a capacitor have been used. IBM Corp. has developed-the use of a deep trench capacitor for the memory cell such as described in U.S. Pat. No. 4,688,063 which issued Aug. 18, 1987 by Lu et al. entitled “Dynamic Ram Cell With MOS Trench Capacitor In CMOS.” A deep trench is formed and then the sidewalls and bottom are oxidized or coated with an insulator followed by filling the trench with a conductor such as doped poly silicon.
SUMMARY OF THE INVENTION
In accordance with the present invention, a structure for forming electrical devices therein and a method for making is described comprising a semiconductor substrate containing Si having an upper surface, and a plurality of spaced apart buried oxide regions formed by ion implantation of oxygen therein through openings in a patterned mask to provide a plurality of buried oxide regions under the surface of a single crystal silicon containing layer.
The invention further provides a method for forming a semiconductor layer over an insulator comprising the steps of forming a first mask on a substrate containing Si, implanting oxygen through the mask into the substrate and annealing the substrate to form a patterned buried oxide layer and a semiconductor layer there over.
The invention further provides a structure and method for forming bulk semiconductor regions and SOI regions on a wafer with trenches positioned at or near the perimeter of the SOI regions to provide electrical isolation and to control crystalline defect propagation and effects.
The invention further provides a structure and method for forming embedded DRAM and merged logic by forming Bulk Si regions with DRAM formed therein and SOI regions with merged logic (CMOS) formed therein.


REFERENCES:
patent: 5494846 (1996-02-01), Yamazaki
patent: 5712173 (1998-01-01), Liu et al.
patent: 5963798 (1999-10-01), Kim et al.
patent: 6063652 (2000-05-01), Kim
patent: 6255145 (2001-07-01), Ajmera et al.
patent: 6281593 (2001-08-01), Brown et al.
patent: 6287901 (2001-09-01), Christensen et al.
patent: 6380037 (2002-04-01), Osanai
patent: 6429099 (2002-08-01), Christensen et al.
patent: 6465852 (2002-10-01), Ju
patent: 6472753 (2002-10-01), Kondo et al.
patent: 6476445 (2002-11-01), Brown et al.
patent: 409064323 (1997-03-01), None

Affiliated with

Also associated with

Rating

Patterned SOI regions on semiconductor chips does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Patterned SOI regions on semiconductor chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Patterned SOI regions on semiconductor chips will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3347599