Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2008-04-03
2010-10-26
Dickey, Thomas L (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257SE27062
Reexamination Certificate
active
07821073
ABSTRACT:
Some embodiments of the present invention include selectively inducing back side stress opposite transistor regions to optimize transistor performance.
REFERENCES:
patent: 7081669 (2006-07-01), Fitzgerald et al.
patent: 2003/0162368 (2003-08-01), Connell et al.
patent: 2004/0075148 (2004-04-01), Kumagai et al.
patent: 2006/0199353 (2006-09-01), Kub et al.
Baskaran Rajashree
Vandentop Gilroy J.
Dickey Thomas L
Erdem Fazli
Guglielmi Dave L.
Intel Corporation
LandOfFree
Patterned backside stress engineering for transistor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Patterned backside stress engineering for transistor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Patterned backside stress engineering for transistor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4225315