Static information storage and retrieval – Format or disposition of elements
Patent
1991-11-27
1994-03-08
LaRoche, Eugene R.
Static information storage and retrieval
Format or disposition of elements
365226, H01L 2710
Patent
active
052933342
ABSTRACT:
A first power source line is formed around a memory area having a memory cell array, column decoder, row decoder and sense amplifier formed therein. The first power source line is applied with a potential which is obtained by lowering a power source voltage supplied from the exterior. A second power source line is formed in the surrounding region of the first power source line. The second power source line is applied with a ground potential. A first peripheral circuit driven by a voltage between the lowered potential and the ground potential is disposed in an area between the first and second power source lines. The first peripheral circuit is a circuit used for the memory area. A third power source line is formed in the surrounding region of the second power source line. The third power source line is applied with a power source potential supplied from the exterior. A second peripheral circuit driven by a voltage between the power source potential and the ground potential is disposed in an area between the second and third power source lines. The second peripheral circuit is a circuit used for an external circuit of a chip.
REFERENCES:
patent: 4439841 (1984-03-01), Itoh et al.
patent: 4525809 (1985-06-01), Chiba et al.
patent: 4695978 (1987-09-01), Itakura
patent: 4825276 (1989-04-01), Kobayashi
patent: 5007025 (1991-04-01), Hwang et al.
Massengill et al., "Voltage Span Modeling For Very Large Memory Arrays", NASECODE IV: Proceedings of the 4th International Conference On Numerical Analysis of Semiconductor Devices and Integrated Circuits, Jun. 19, 1985, pp. 396-404.
Cook et al., "1 um MOSFET VLSI Technology: Part III--Logic Circuit Design Methodology and Applications", IEEE Transactions on Electron Devices, vol. 26, No. 4, Apr. 1979, pp. 333-334.
Wada et al., "Master-Slice Layout Design for Emitter-Coupled Logic LSI", Review of the Electrical Communication Laboratories, vol. 26, No. 9, 10 Sep. 1978, pp. 1355-1366.
"Electronic Parts and Materials". Noticeable Articles in ISSCC '83, May 1983, pp. 123-129.
Kabushiki Kaisha Tobshiba
LaRoche Eugene R.
Le Vu A.
LandOfFree
Pattern layout of power source lines in semiconductor memory dev does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pattern layout of power source lines in semiconductor memory dev, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pattern layout of power source lines in semiconductor memory dev will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-158050