Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-10-30
2007-10-30
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C700S097000, C700S120000, C700S121000, C430S005000, C378S035000
Reexamination Certificate
active
11091056
ABSTRACT:
A method of forming a pattern of elements is shown. In one embodiment, the method is used to create a reticle. In another embodiment, the method is used to further form a number of elements on a surface of a semiconductor wafer. A pattern on a reticle is first generated using a medium such as computer software to interconnect a number of active areas on the wafer. The pattern is then modified according to a number of rules to create a pattern where substantially all spaces between planned elements exhibit a desired gap width. Layers of elements such as trace lines can be better covered with an ILD in a simplified deposition process as a result of the novel pattern formation described herein.
REFERENCES:
patent: 4871688 (1989-10-01), Lowrey
patent: 4957878 (1990-09-01), Lowrey et al.
patent: 5087951 (1992-02-01), Chance et al.
patent: 5223083 (1993-06-01), Cathay et al.
patent: 5358601 (1994-10-01), Cathey
patent: 5538815 (1996-07-01), Oi et al.
patent: 5625568 (1997-04-01), Edwards et al.
patent: 5674785 (1997-10-01), Akram et al.
patent: 5733711 (1998-03-01), Juengling
patent: 5739585 (1998-04-01), Akram et al.
patent: 5808360 (1998-09-01), Akram
patent: 5821014 (1998-10-01), Chen et al.
patent: 5834366 (1998-11-01), Akram
patent: 5840598 (1998-11-01), Grigg et al.
patent: 5871870 (1999-02-01), Alwan
patent: 5885734 (1999-03-01), Pierrat et al.
patent: 5889681 (1999-03-01), Suda
patent: 5925410 (1999-07-01), Akram et al.
patent: 5959347 (1999-09-01), Grigg et al.
patent: 5965940 (1999-10-01), Juengling
patent: 5976964 (1999-11-01), Ball
patent: 5981384 (1999-11-01), Juengling
patent: 6008070 (1999-12-01), Farnworth
patent: 6013948 (2000-01-01), Akram et al.
patent: 6030731 (2000-02-01), Yang
patent: 6034440 (2000-03-01), Ball
patent: 6063650 (2000-05-01), King et al.
patent: 6083767 (2000-07-01), Tjaden et al.
patent: 6093655 (2000-07-01), Donohoe et al.
patent: 6121070 (2000-09-01), Akram
patent: 6143580 (2000-11-01), Wells et al.
patent: 6165887 (2000-12-01), Ball
patent: 6184064 (2001-02-01), Jiang et al.
patent: 6206754 (2001-03-01), Moore
patent: 6213845 (2001-04-01), Elledge
patent: 6234878 (2001-05-01), Moore
patent: 6238273 (2001-05-01), Southwick
patent: 6248611 (2001-06-01), Grigg et al.
patent: 6269472 (2001-07-01), Garza et al.
patent: 6370679 (2002-04-01), Chang et al.
patent: 6421820 (2002-07-01), Mansfield et al.
patent: 6425117 (2002-07-01), Pasch et al.
patent: 6457157 (2002-09-01), Singh et al.
patent: 6470489 (2002-10-01), Chang et al.
patent: 6543045 (2003-04-01), Ludwig et al.
patent: 6584610 (2003-06-01), Wu et al.
patent: 6653644 (2003-11-01), Nakajima
patent: 6667531 (2003-12-01), Ireland et al.
patent: 6730463 (2004-05-01), Heissmeier et al.
patent: 6732345 (2004-05-01), Kato
patent: 6753115 (2004-06-01), Zhang et al.
patent: 6782524 (2004-08-01), Rittman
patent: 6795961 (2004-09-01), Liebmann et al.
patent: 6807662 (2004-10-01), Toublan et al.
patent: 6873720 (2005-03-01), Cai et al.
patent: 6934928 (2005-08-01), Juengling
patent: 6957414 (2005-10-01), Ludwig et al.
patent: 2001/0002304 (2001-05-01), Pierrat et al.
patent: 2001/0005566 (2001-06-01), Kotani et al.
patent: 2001/0013115 (2001-08-01), Juengling
patent: 2002/0042664 (2002-04-01), Kikuchi
patent: 2002/0046392 (2002-04-01), Ludwig et al.
patent: 2002/0155362 (2002-10-01), Heissmeier et al.
patent: 2002/0160278 (2002-10-01), Winder et al.
patent: 2003/0118917 (2003-06-01), Zhang et al.
patent: 2003/0140331 (2003-07-01), Ludwig et al.
patent: 2003/0149955 (2003-08-01), Ohnuma
patent: 2003/0152843 (2003-08-01), Tang
patent: 2003/0213613 (2003-11-01), Strozewski et al.
patent: 2004/0019868 (2004-01-01), Li
patent: 2004/0044980 (2004-03-01), Juengling
patent: 2004/0181765 (2004-09-01), Kato
Juengling, Werner, “Method and Apparatus for Designing a Pattern on a Semiconductor Surface”, Pending U.S. Appl. No. 10/931,361, filed Aug. 31, 2004.
Kik Phallaka
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Pattern generation on a semiconductor surface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pattern generation on a semiconductor surface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pattern generation on a semiconductor surface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3822961