Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Patent
1999-03-12
1999-12-28
Utech, Benjamin
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
438439, 438734, 438744, B44C 122, H01L 29792
Patent
active
060081376
ABSTRACT:
A plasma etch method for forming a patterned silicon nitride layer within an integrated circuit. There is first provided a substrate having formed thereover a blanket silicon nitride layer. There is then formed upon the blanket silicon nitride layer a patterned photoresist layer. Finally, there is etched through a plasma etch method while employing the patterned photoresist layer as an etch mask layer the blanket silicon nitride layer to form a patterned silicon nitride layer. The plasma etch method employs an etchant gas composition comprising a perfluorocarbon etchant gas, a hydrofluorocarbon etchant gas and an oxygen etchant gas at a perfluorocarbon etchant gas flow rate, a hydrofluorocarbon etchant gas flow rate and an oxygen etchant gas flow rate which yields substantially no plasma etch bias of the patterned silicon nitride layer with respect to the patterned photoresist layer. When the patterned silicon nitride layer is employed within a thermal oxidation mask, the blanket silicon nitride layer is only nearly completely patterned through the plasma etch method. The nearly completely patterned silicon nitride layer is then completely patterned and over-etched through a second plasma etch method, where the second plasma etch method employs a second etchant gas composition comprising a perfluorocarbon etchant gas, a hydrofluorocarbon etchant gas and an oxygen etchant gas at a perfluorocarbon etchant gas flow rate, a hydrofluorocarbon etchant gas flow rate and an oxygen etchant gas flow rate which minimizes etching of a blanket silicon oxide layer formed beneath the patterned silicon nitride layer within the thermal oxidation mask.
REFERENCES:
patent: Re30505 (1981-02-01), Jacob
patent: 4174251 (1979-11-01), Paschke
patent: 4180432 (1979-12-01), Clark
patent: 4374698 (1983-02-01), Sanders et al.
patent: 4484979 (1984-11-01), Stocker
patent: 4529476 (1985-07-01), Kawamoto et al.
patent: 4654114 (1987-03-01), Kadomura
patent: 4793897 (1988-12-01), Dunfield et al.
patent: 4857140 (1989-08-01), Loewenstein
patent: 5431772 (1995-07-01), Babie et al.
patent: 5432117 (1995-07-01), Yamamoto
patent: 5644153 (1997-07-01), Keller
patent: 5670017 (1997-09-01), Hashimoto
patent: 5858877 (1999-01-01), Dennison et al.
S. Wolf et al, "Silicon Processing For the VLSI Era"-vol. 1, Lattice Press, Sunset Beach, CA, 1986, p. 581.
Lee Ching-Ying
Wu Kuo-Chang
Ackerman Stephen B.
Deo Duy-Vu
Saile George O.
Szecsy Alek P.
Utech Benjamin
LandOfFree
Pattern formation of silicon nitride does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pattern formation of silicon nitride, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pattern formation of silicon nitride will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2382150