Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-06-20
2006-06-20
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C430S005000
Reexamination Certificate
active
07065739
ABSTRACT:
A pattern correction method executed by a computer includes a first correction and a second correction. The first correction is executed by calculating a correction value, in consideration for an optical proximity effect, for edges (first edges) meeting a condition among the edges constituting a designed pattern. Subsequently, The second correction is executed for an edge (second edge) which does not meet the condition, by use of the correction value of any one of the edges (first edges) adjacent to the second edge among the first edges for which the first correction is executed, thus connecting the corrected first edge and the corrected second edge by a line segment. The pattern is corrected to a shape suitable for a mask drawing and a check with simple processing.
REFERENCES:
patent: 5740068 (1998-04-01), Liebmann et al.
patent: 5862264 (1999-01-01), Ishikawa et al.
patent: 6077310 (2000-06-01), Yamamoto et al.
patent: 6238824 (2001-05-01), Futrell et al.
patent: 6335981 (2002-01-01), Harazaki
patent: 6370679 (2002-04-01), Chang et al.
patent: 6539521 (2003-03-01), Pierrat et al.
patent: 6574784 (2003-06-01), Lippincott et al.
patent: 6601231 (2003-07-01), LaCour
patent: 6817003 (2004-11-01), Lippincott et al.
patent: 2004/0230930 (2004-11-01), Lippincott et al.
patent: 409311107 (1997-12-01), None
patent: 411065089 (1999-03-01), None
patent: 2000-181046 (2000-06-01), None
patent: 2000-187314 (2000-07-01), None
patent: 2003322945 (2003-11-01), None
patent: 2004294551 (2004-10-01), None
Kobayashi Sachiko
Kotani Toshiya
Tanaka Satoshi
Watanabe Susumu
Yano Mitsuhiro
Holmes Brenda O.
Kabushiki Kaisha Toshiba
Kilpatrick & Stockton LLP
Rossoshek Helen
Thompson A. M.
LandOfFree
Pattern correction method of semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pattern correction method of semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pattern correction method of semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3626667