Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2000-07-14
2002-10-22
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S680000, C438S626000, C438S627000, C438S629000, C438S633000, C438S637000, C257S622000, C257S751000, C257S752000, C257S762000
Reexamination Certificate
active
06468906
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to interconnects formed in semiconductor devices, and more particularly to copper interconnects formed in Inter-Metallic Dielectric (IMD) layers.
2. Description of Related Art
As semiconductor device dimensions are constantly being scaled down to the deep submicron regime, the current metallization scheme requires revision.
U.S. Pat. No. 5,674,787 of Zhao et al. for “Selective Electroless Copper Deposited Interconnect Plugs for ULSI Applications” shows selective Cu electroless deposition in a via trench hole using a seed layer. An electroless copper deposition method selectively forms encapsulated copper plugs to connect conductive regions of a semiconductor device. A contact displacement technique forms a thin activation copper layer on a barrier metal layer, e.g. TiN, which is present as a covering layer on an underlying metal layer. Copper is deposited in the via by an electroless auto-catalytic process. Electroless copper deposition continues until the via is almost filled which leaves sufficient room at the top for an upper encapsulation to be formed there, but first the device is rinsed in DI (deionized) water to remove the electroless deposition solution. Then after the rising away of the electroless copper solution, a cap barrier layer, from 500 Å to about 1500 Å thick, is formed of a variety of metals or metal alloys such as Ni, Co, Ni—Co alloy, CoP, NiCoP, or NiP from another electroless solution. The bottom barrier layer and the cap barrier layer complete the full encapsulation of the copper plug via.
U.S. Pat. No. 5,470,789 of Misawa for “Process for Fabricating Integrated Circuit Devices” produces a TiN/Cu interconnect having a capping layer formed of TiN unlike the copper alloy metal cap layer of this invention.
SUMMARY OF THE INVENTION
An interconnect line on an IMD layer on a semiconductor device is formed in an interconnect hole in the IMD layer. The interconnect hole has walls and a bottom in the IMD layer. A diffusion barrier is formed on the walls and the bottom of the hole. Deposit copper to fill the interconnect hole with a copper metal plug. A passivating metal layer is deposited selectively on the surface of the copper metal deposit encapsulating the copper metal plug.
Alternatively, a blanket deposit of a copper metal layer covers the diffusion layer and fills the interconnect hole with a copper metal deposit. Perform a CMP process to planarize the device to remove both copper and the barrier metal at the IMD layer. Depositing a passivating metal layer on the surface of the copper metal deposit encapsulating the copper metal at the top of the hole in a self-aligned deposition process.
REFERENCES:
patent: 4574095 (1986-03-01), Baum et al.
patent: 5470789 (1995-11-01), Misawa
patent: 5561083 (1996-10-01), Bollinger et al.
patent: 5627102 (1997-05-01), Shinriki et al.
patent: 5641838 (1997-06-01), Linde et al.
patent: 5668055 (1997-09-01), Xu et al.
patent: 5674787 (1997-10-01), Zhao et al.
patent: 5677244 (1997-10-01), Venkatraman
patent: 5950102 (1999-09-01), Lee
patent: 6016000 (2000-01-01), Moslehi
patent: 6046108 (2000-04-01), Liu et al.
An Abstract by J.J. Yang et al., “Improvement of Thermal Stability of Hydrogen Silsesquioxane low-k Polymer Using E-beam Curing”, Material Research Society Symposium Series, Apr. 14, 1998.
Chan Lap
Ip Flora S.
Loh Wye Boon
Tee Kheng Chok
Yap Kuan Pei
Berry Renee R.
Chartered Semiconductor Manufacturing Ltd.
Jones II Graham S.
Nelms David
Pike Rosemary L. S.
LandOfFree
Passivation of copper interconnect surfaces with a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Passivation of copper interconnect surfaces with a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Passivation of copper interconnect surfaces with a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2971751