Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2002-06-14
2004-12-07
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C326S113000
Reexamination Certificate
active
06829750
ABSTRACT:
COPYRIGHT NOTICE
A portion of the disclosure of this patent document contains material that is subject to copyright and/or mask work protection. The copyrgiht and/or mask work owner has no objection to the facsimile reproduction of anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright and/or mask work rights whatsoever.
BACKGROUND
This application relates generally to integrated circuits and relates more specifically to integrated circuits that include pass transistors.
Pass-transistor networks may be used in the formation of integrated circuits, particularly in metal-oxide-semiconductor (“MOS”) very large scale integration (“VLSI”) logic circuits. A pass transistor is a logical element used to block or conduct logic signals via a control terminal. When the control terminal is active, the logic level presented at the input is passed to the output. When the control terminal is inactive, the output is floating or in a high-impedance state. A pass-transistor network is a logic network formed by joining the inputs and outputs of sets of pass transistors.
As demands on the functional capabilities of integrated circuits continue to increase, so does a general need both to decrease their size and to improve their performance. One factor that may affect the size of the circuit is the manner in which individual elements are laid out. A factor that may affect the performance of the circuit is the presence of hazards, which are generally undesirable transients such as spikes of glitches that are precipitated by unequal path delays.
REFERENCES:
patent: 4566064 (1986-01-01), Whitaker
patent: 4912348 (1990-03-01), Maki et al.
patent: 5040139 (1991-08-01), Tran
patent: 5051917 (1991-09-01), Gould et al.
patent: 5162666 (1992-11-01), Tran
patent: 5200907 (1993-04-01), Tran
patent: 5225991 (1993-07-01), Dougherty
patent: 5349659 (1994-09-01), Do et al.
patent: 5526276 (1996-06-01), Cox et al.
patent: 5548231 (1996-08-01), Tran
patent: 5581202 (1996-12-01), Yano et al.
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5649165 (1997-07-01), Jain et al.
patent: 5712806 (1998-01-01), Hennenhoefer et al.
patent: 5780883 (1998-07-01), Tran et al.
patent: 5796128 (1998-08-01), Tran et al.
patent: 5805462 (1998-09-01), Poirot et al.
patent: 5808483 (1998-09-01), Sako
patent: 5859547 (1999-01-01), Tran et al.
patent: 5894227 (1999-04-01), Acuff
patent: 5953519 (1999-09-01), Fura
patent: 5955912 (1999-09-01), Ko
patent: 5987086 (1999-11-01), Raman et al.
patent: 6051031 (2000-04-01), Shubat et al.
patent: 6173435 (2001-01-01), Dupenloup
patent: 6184718 (2001-02-01), Tran et al.
patent: 6185719 (2001-02-01), Sako
patent: 6205572 (2001-03-01), Dupenloup
patent: 6263483 (2001-07-01), Dupenloup
patent: 6275973 (2001-08-01), Wein
patent: 6282695 (2001-08-01), Reddy et al.
patent: 6288593 (2001-09-01), Tran et al.
patent: 6289491 (2001-09-01), Dupenloup
patent: 6289498 (2001-09-01), Dupenloup
patent: 6292931 (2001-09-01), Dupenloup
patent: 6295636 (2001-09-01), Dupenloup
patent: 6356112 (2002-03-01), Tran et al.
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6496956 (2002-12-01), Sako
patent: 2002/0069396 (2002-06-01), Bhattacharya et al.
patent: 2002/0087939 (2002-07-01), Greidinger et al.
patent: 2002/0162078 (2002-10-01), Boppana et al.
Buch et al., “Logic Synthesis for Large Pass Transistor Circuits,” 1997 IEEE/ACM Int'l Conference on CAD, pp. 663-670.*
Yano, Kazuo, et al., “Lean Integration: Achieving a Quantum Leap in Performance and Cost of Logic LSIs,” IEEE 1994 Custom Integrated Circuits Conference, pp. 603-606.
Fletcher, William I.,An Engineering Approach to Digital Design, MSI and LSI Circuits and Their Applications, 1980, Prentice-Hall, Inc., Englewood Cliffs, NJ, pp. 210-226.
Bhatia, Prakash R. and Maki, Gary,Static Dynamic and Delay Hazard Free Pass Transistor Logic, 6th NASA Symposium on VLSI Design, 1997, pp. 7.2.1-7.2.17, University of New Mexico, Albuquerque, New Mexico.
Devadas, S. Optimal Layout Via Boolean Satisfiability, 1989 IEEE International Conference on Computer-Aided Design Nov. 5, 1989, pp. 294-297.
Falkowski, B.J. et al., Efficient Algorithms For the Calculation of Arithmetic Spectrum from OBDD and Synthesis of OBDD from Arithmetic Spectrum for Incompletely Specified Boolean Functions 1994 IEEE International Symposium on Circuits and Systems, May 30, 1994, vol. 1, pp. 197-200.
Method for Identifying Technology Primitive in Logic IBM Technical Disclosure Bulletin, May 1992 Vo. 34, No. 12, pp. 359-361.
Upton, M. et al. Integrated Placement for Mixed Macro Cell and Standard Cell Design Proceedings of 27th ACM/IEEE Designs Automation Conference, Jun. 24, 1990, pp. 32-35.
Bhatia Prakash R.
Maki Gary K.
Garbowski Leigh M.
Science & Technology Corporation @ UNM
Townsend and Townsend / and Crew LLP
LandOfFree
Pass-transistor very large scale integration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pass-transistor very large scale integration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pass-transistor very large scale integration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3307109