Pass-transistor logic circuit and a method of designing thereof

Details Pass-transistor logic circuit and a method of designing thereof Pass-transistor logic circuit and a method of designing thereof

2006-10-10

2006-10-10

Lin, Sun James (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07120894

ABSTRACT:
A method of designing a logic circuit including pass transistors is disclosed. A logic group having a complementary variable in a given logical expression to be realized into the logic circuit is mapped using a multiplexer composed of a combination of the pass transistors. The number of transistors used in the logic circuit and the number of stages can be reduced by taking advantage of the multiplexer. When a logic circuit including both pass transistors and a multiple-input logic gate is designed, a logic group having a common variable in the given logical expression is mapped using the multiple-input logic gate. The number of transistors used in the logic circuit and the number of stages can be further reduced by taking advantage of the multiple-input logic gate. In order to ease the above mapping procedure, a complementary variable is identified and the given logical expression is optimized by grouping product terms of the logical expression by the complementary variable. Furthermore, a common variable is identified, and the logical expression is further optimized by grouping product terms of the logical expression by the common variable.

REFERENCES:
patent: 4870302 (1989-09-01), Freeman
patent: 5040139 (1991-08-01), Tran
patent: 5200907 (1993-04-01), Tran
patent: 5491640 (1996-02-01), Sharma et al.
patent: 5581202 (1996-12-01), Yano et al.
patent: 5721690 (1998-02-01), Asaka
patent: 5872716 (1999-02-01), Yano et al.
patent: 5923189 (1999-07-01), Sasaki et al.
patent: 6480023 (2002-11-01), Kaviani
patent: 1-129611 (1989-05-01), None
patent: 1-216622 (1989-08-01), None
patent: 1-256219 (1989-10-01), None
patent: 7-168874 (1995-07-01), None
patent: 9-006821 (1997-01-01), None
patent: 9-018332 (1997-01-01), None
patent: 9-097281 (1997-04-01), None
patent: 9-149749 (1997-06-01), None
patent: 9-151247 (1997-06-01), None
patent: WO96/34351 (1996-10-01), None
“Binary Decision Diagrams”, S. Akers, IEEE Transactions Computers, vol. c-27, No. 6, Jun. 1978, pp. 509-516.
“Universal logic gate transmission gate array” C. Zhang et al., Electronic Engineering (Oct 1985) pp. 61-67.
“A Multiplexer-Based Architecture for High-Density, Low-Power Gate Arrays” R. Landers et al., IEEE Journal of Solid-State Circuits, vol. 30, No. 4 (Apr. 1995) pp. 392-396.
“Multi-Level Pass-Transistor Logic for Low-Power ULSLs”, Y. Sasaki et al., IEEE Symposium on Low Power Electronic, Oct. 1995, pp. 14-15.
Radhakrishnan et al. “Formal Design Procedures for Pass Transistor Switching Circuits,” IEEE, Apr. 1985, pp. 531-536.
“Top-Down Pass Transistor Logic Design” K. Yano et al., IEEE Journal of Solid-State Circuits, vol. 31 No. 6, Jun. 1996 pp. 792-803.
Suzuki et al. “A 1.5-ns 32-b CMOS ALU in Double Pass-Transistor Logic,” IEEE, pp. 1145-1151, Nov. 1993.
Pass-Transistor/CMOS Collaborated Logic: The Best of Both Worlds, S. Yamashita et al., 1997 Symposium on VLSI Circuits Digest of Technical Papers (Jun. 12-14, 1997 Kyoto) pp. 31-32.
Neves et al. “A Pass Transistor Regular Structure for Implementing Multi-Level Combinational Circuits,” IEEE, pp. 88-90, Sep. 1994.
Sasaki et al. “Pass Transistor Based Gate Array Architecture,” IEEE, pp. 123-124, Jun. 1995.
Kazuo Yano et al., Multi-Level Pass-Transistor Logic for Low-Power ULSIs, IEEE, Jun. 1995.
“Method of Determining the Order of Variables with Respect to the ‘Width’ of a Common Binary Decision Diagram,” Hata, the 42th Meeting of Information Processing Society of Japan, 2J-5, 1991.
Schafer et al. “Synthesis of Multilevel Multiplexer Circuit for Incompletely specified multioutput Boolean Functions with Mapping to Multiplexer Based FPGS/s” IEEE, Nov. 1993, pp. 1655-1664.
Thakur et al. “Delay Minimal Decomposition of Multiplexers in Technology Mapping,” IEEE, Jun. 1996, pp. 254-256.
Maskai et al. “Synthesis Techniques for CMOS Folded Source-Coupled Logic Circuits,” IEEE, Aug. 1992, pp. 1157-1167.
Michel Berkelaar, “Efficient Orthonormality Testing for Synthesis with Pass-Transistor Selectors,” IEEE, Nov. 1995, pp. 256-263.
Buch et al. “Logic Synthesis for Large Pass Transistor Circuits,” IEEE, Nov. 1997, pp. 663-670.
K. T. Lau, “Implementation of Digital IC Functions with Pass Transistor Switching Circuits,” IEEE, May. 1988, pp. 318-320.

Affiliated with

Also associated with

Rating

Pass-transistor logic circuit and a method of designing thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pass-transistor logic circuit and a method of designing thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pass-transistor logic circuit and a method of designing thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3686338