Partially reconfigurable FPGA and method of operating same

Details Partially reconfigurable FPGA and method of operating same Partially reconfigurable FPGA and method of operating same

1997-12-12

2000-05-02

Tokar, Michael J.

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

326 40, 326 41, 36518908, 36523006, H03K 19177, G06F 738, G11C 1604, G11C 800

Patent

active

060577045

ABSTRACT:
A field programmable gate array (FPGA) having an array of configuration memory cells arranged in rows and columns. The configuration memory cells store configuration data values for configuring the FPGA. Each configuration memory cell is coupled to a corresponding row line through a corresponding cell access transistor. A row access circuit is coupled to the row lines. To re-program a first set (but not a second set) of configuration memory cells in a column, the row access circuit initially pre-charges each of the row lines, and then provides configuration data values on a first set (but not a second set) of the row lines. All cell access transistors in the column are coupled to a column select line. To avoid losing data in any memory cell, a relatively low read voltage, followed by a higher write voltage, is applied to the column select line. When the read voltage is applied to the column select line, the associated cell access transistors are weakly turned on. As a result, the row lines are charged to states which correspond to the configuration data values stored by the configuration memory cells. Consequently, when the write voltage is subsequently applied to the column select line, configuration data values stored by the second set of configuration memory cells are not disturbed.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 4829479 (1989-05-01), Mitsumoto et al.
patent: 5214327 (1993-05-01), Saeki et al.
patent: 5600263 (1997-02-01), Trimberger et al.
patent: 5801547 (1998-09-01), Kean
patent: 5847577 (1998-12-01), Trimberger
"The Programmable Logic Data Book", (1996) pp. 4-21 to 4-23, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
"The Programmable Logic Data Book", (1994) pp. 2-20 to 2-21, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.

Affiliated with

Also associated with

Rating

Partially reconfigurable FPGA and method of operating same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Partially reconfigurable FPGA and method of operating same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partially reconfigurable FPGA and method of operating same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1596562