Partial random access memory

Details Partial random access memory Partial random access memory

1989-05-04

1991-10-22

Popek, Joseph A.

Static information storage and retrieval

Addressing

Multiple port access

365 63, G11C 1140

Patent

active

050602004

ABSTRACT:
A partial random access memory includes a plurality of memory cells arrayed in matrix form, a plurality of pairs of bit lines extending in a column direction, each of the plurality of memory cells being coupled to corresponding one of pairs of bit lines, and a plurality of word lines including a plurality of first and second word lines. One first word line and one second word line are paired and arranged on both sides of an arrangement of the memory cells in a row direction. Each of the plurality of memory cells is connected to at least one of the first and second word lines. An activating circuit coupled to the plurality of word lines separately activates the first and second word lines, depending on an address signal supplied from an external circuit, thereby independently selecting the first and second word lines. An input/output circuit coupled to the plurality of bit lines writes input data into corresponding memory cells and reads out output data from corresponding memory cells.

REFERENCES:
patent: 3893087 (1975-07-01), Baker
patent: 4866677 (1989-09-01), Sakurai
patent: 4873672 (1989-10-01), Etoh et al.

Affiliated with

Also associated with

Rating

Partial random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Partial random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partial random access memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-115236