Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2009-01-30
2010-06-15
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07739637
ABSTRACT:
Processing engines (PE's) disposed on the substrate. Each processing engine includes a measurement and storage unit, and a PE controller coupled to each of the processing engines. The processing engines perform self-tests and store the results of the self-tests in the measurement and storage unit. The PE controller reads the results and selects a sub-set of processing engines based on the results and an optimization algorithm.
REFERENCES:
patent: 4970724 (1990-11-01), Yung
patent: 5638290 (1997-06-01), Ginetti et al.
patent: 5655069 (1997-08-01), Ogawara et al.
patent: 5872717 (1999-02-01), Yu et al.
patent: 5953745 (1999-09-01), Lattimore et al.
patent: 6166559 (2000-12-01), McClintock et al.
patent: 6201744 (2001-03-01), Takahashi
patent: 6347378 (2002-02-01), MacArthur et al.
patent: 6385071 (2002-05-01), Chai et al.
patent: 6550020 (2003-04-01), Floyd et al.
patent: 6714902 (2004-03-01), Chao et al.
patent: 6732229 (2004-05-01), Leung et al.
patent: 6788541 (2004-09-01), Hsiung
patent: 7042243 (2006-05-01), Matsumoto
patent: 7093216 (2006-08-01), Nozuyama et al.
patent: 7117417 (2006-10-01), Sharpe et al.
patent: 7205785 (2007-04-01), Carlson
patent: 7251746 (2007-07-01), Fox et al.
patent: 7305600 (2007-12-01), Farnsworth et al.
patent: 7434129 (2008-10-01), Farnsworth et al.
patent: 2004/0230928 (2004-11-01), Nozuyama et al.
patent: 2006/0187001 (2006-08-01), Pessolano et al.
patent: 2007/0006117 (2007-01-01), Chang et al.
patent: 2007/0260823 (2007-11-01), Dickinson et al.
patent: 2008/0174331 (2008-07-01), Yuan-Chi et al.
patent: 2008/0177527 (2008-07-01), Yoshinaga
patent: 2008/0282102 (2008-11-01), Reddy et al.
patent: 2009/0106569 (2009-04-01), Roh et al.
U.S. Appl. No. 11/848,278, “Office Action”, Jul. 16, 2009, 10 pages.
U.S. Appl. No. 11/848,278, Notice of Allowance & Fees Due, Dec. 15, 2009, 12 pages.
Goodnow Kenneth Joseph
Ouellette Michael Richard
Shuma Stephen Gerard
Twombly Peter Albert
Chiang Jack
Harding W. Riyon
Hoffman Warnick LLC
International Business Machines - Corporation
Parihar Suchin
LandOfFree
Partial good schema for integrated circuits having parallel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Partial good schema for integrated circuits having parallel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partial good schema for integrated circuits having parallel... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4176314