Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-01-24
2010-02-23
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07669163
ABSTRACT:
A method of partially reconfiguring a field programmable gate array (FPGA) with at least one design that has interdesign routing with at least one other design programmed into the FPGA. A first configuration data set implements a first design in a first area of the FPGA, a second design in a second, non-overlapping area, and at least one bus macro that defines a bus interface between the first design and the second design. The bus interface includes a set of signal lines coupled to the first and second designs and logic that controls input and output of signals over the signal lines. A second configuration data set implements a modified version of the first design in the first area and does not implement any version of the second design. The FPGA is configured with the first configuration data set, and then partially configured with the second configuration data set.
REFERENCES:
patent: 5453706 (1995-09-01), Yee
patent: 5612891 (1997-03-01), Butts et al.
patent: 5734581 (1998-03-01), Butts et al.
patent: 5801547 (1998-09-01), Kean
patent: 5831448 (1998-11-01), Kean
patent: 6020758 (2000-02-01), Patel et al.
patent: 6023421 (2000-02-01), Clinton et al.
patent: 6204689 (2001-03-01), Percey et al.
patent: 6211697 (2001-04-01), Lien et al.
patent: 6262596 (2001-07-01), Schultz et al.
patent: 6462579 (2002-10-01), Camilleri et al.
patent: 6651225 (2003-11-01), Lin et al.
patent: 6754763 (2004-06-01), Lin
patent: 6798239 (2004-09-01), Douglass et al.
patent: 7024651 (2006-04-01), Camilleri et al.
patent: 7058919 (2006-06-01), Young et al.
patent: 7086025 (2006-08-01), Yang
patent: 7292063 (2007-11-01), Savage et al.
patent: 7337422 (2008-02-01), Becker et al.
patent: 7478357 (2009-01-01), Mason et al.
patent: 7539848 (2009-05-01), Douglass et al.
Xilinx's Application Note: Virtex Series; XAPP151 (v1.5), “Virtex Series Configuration Architecture User Guide” Sep. 27, 2000; pp. 1-45; available from Xilinx, Inc. 2100 Logic Drive, San Jose, California 95124.
Xilinx's Application Note; XAPP153 (v1.0), “Status and Control Semaphore Registers Using Partial Reconfiguration”; Jun. 7, 1999; pp. 1-4; available from Xilinx, Inc. 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 12/180,323, filed Jul. 25, 2008, Mason et al.
Xilinx, Inc.,Virtex-4 User Guide,Mar. 21, 2006, pp. 163-185, UG070 (v1.5), available from Xilinx, Inc., San Jose, California, USA.
Camilleri Nicolas John
McGettigan Edward S.
Cartier Lois D.
Do Thuan
Maunu LeRoy D.
XILINX Inc.
Zitelli William E.
LandOfFree
Partial configuration of a programmable gate array using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Partial configuration of a programmable gate array using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partial configuration of a programmable gate array using a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4155652