Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-09-12
2006-09-12
Bragdon, Reginald G. (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C714S773000, C711S106000
Reexamination Certificate
active
07107390
ABSTRACT:
A method and apparatus that coordinates refresh and parity-scanning in DRAM-based devices such that parity-scan operations substitute for refresh operations when both operations are required in the system. The process of parity-scanning automatically refreshes the entries being scanned, subject to refresh and parity-scan interval requirements. As such, refresh and parity-scan operations may be performed in a single operation, which bolsters the scheduling and performance of the two operations.
REFERENCES:
patent: 4528665 (1985-07-01), Burns et al.
patent: 4682328 (1987-07-01), Ramsay et al.
patent: 4943960 (1990-07-01), Komatsu et al.
patent: 5311520 (1994-05-01), Raghavachari
patent: 6097658 (2000-08-01), Satoh et al.
patent: 6414687 (2002-07-01), Gibson
patent: 6430073 (2002-08-01), Batson et al.
patent: 6678786 (2004-01-01), Srinivasan et al.
patent: 6700827 (2004-03-01), Lien et al.
patent: 6760881 (2004-07-01), Batson et al.
patent: 2002/0067632 (2002-06-01), Batson et al.
patent: 2003/0007408 (2003-01-01), Lien et al.
patent: 2004/0120173 (2004-06-01), Regev et al.
Bragdon Reginald G.
Dickstein & Shapiro LLP
Vo Thanh D.
LandOfFree
Parity-scanning and refresh in dynamic memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parity-scanning and refresh in dynamic memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parity-scanning and refresh in dynamic memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3537002