Static information storage and retrieval – Read/write circuit – Testing
Patent
1997-12-05
2000-08-29
Elms, Richard
Static information storage and retrieval
Read/write circuit
Testing
36518902, 36518908, 365200, G11C 700
Patent
active
061118001
ABSTRACT:
An asynchronous memory device includes parallel test circuitry configured to provide a measure of a slowest bit access time for the device. The parallel test circuitry may include first circuitry configured to receive logic signals from a plurality of cells of the device and to provide first output signals indicative of logic states of the plurality of cells. The parallel test circuitry may also include second circuitry configured to receive the fist output signals and to produce second output signals indicative of logic states of the first output signals therefor The parallel test circuitry may be the same circuitry used in the read path of the memory device, and may be configured such that the second output signals are produced at the slowest bit access time. The plurality of cells tested may include a redundant cell of the device. Such redundancy is transparent to the test circuitry. In a further embodiment, a plurality of cells of an asynchronous memory device may be read in parallel and an output signal indicative of a logical combination of logic states of the plurality of cells and a test signal at the speed of the slowest cell access time produced thereby.
REFERENCES:
patent: 4609777 (1986-09-01), Cargile
patent: 4951254 (1990-08-01), Ontrop et al.
patent: 5202853 (1993-04-01), Choi
patent: 5265100 (1993-11-01), McClure et al.
patent: 5285419 (1994-02-01), Iyengar
patent: 5349249 (1994-09-01), Chiang et al.
patent: 5373509 (1994-12-01), Katsura
patent: 5383157 (1995-01-01), Phelan
patent: 5394369 (1995-02-01), Kagami
patent: 5406566 (1995-04-01), Obara
patent: 5471480 (1995-11-01), You
patent: 5515381 (1996-05-01), Chan
patent: 5535163 (1996-07-01), Matsui
patent: 5557619 (1996-09-01), Rapoport
patent: 5677881 (1997-10-01), Seo et al.
patent: 5732029 (1998-03-01), Lee et al.
Junji Nishimura, "New Testing Devices Are Responding To Higher Performance in Megabit Age", JEE Hi-Tech Report: Memory Testing Technology, pp. 96-101 (Jan. 1989).
Greg Billus and Lynn Youngs, "Test of UltraSPARC.TM.-I embedded RAMs, register files and TLBs", Texas Instruments Technical Journal, vol. 13, No. 3, pp. 100-109 (May-Jun. 1996).
T. Fujieda and N. Zenke, "Testing Asynchronous Devices", International Test Conference, Paper 36.3, pp. 871-875 (1987).
Hiroki Koike et al., "BIST Circuit Macro Using Microprogram ROM LSI Memories", IEICE Trans. Electron., vol. E78-C., No. 7, pp. 838-844 (Jul. 1995).
P.K. Lala and A. Walker, "An on-Chip Test Scheme for SRAMs", IEEE International Workshop on Memory Technology, Design and Testing, pp. 16-28 (1994).
Hiroyuki Goto et al., "A 3.3-V 12-ns 16-Mb CMOS SRAM", Journal of Solid-State Circuits, vol. 27, No. 11, pp. 1490-1495 (1992).
Hugh McAdams et al., "A 1-Mbit CMOS Dynamic RAM With Design-For Test Functions", Journal of Solid-State Circuits, vol. SC-21, pp. 635-642, No. 5, Oct. 1986.
Jun'ichi Inoue et al., "Parallel Testing Technology For VLSI Memories", International Test Conference, Paper 45.1, pp. 1066-1071, (1987).
Masaki Kumanoya et al., A 90ns 1Mb DRAM with Multi-Bit Test Mode, Session XVII: Megabit DRAMs International Solid-State Circuits Conference, pp. 240-241 (Feb. 15, 1985).
Takashi Ohsawa et al., "A 60-ns Mbit CMOS DRAM with Built-In Self-Test Function", Journal of Solid-State Circuits, vol. SC-22, No. 5, pp. 663-668 (Oct. 1987).
Toshio Takeshima et al., "A 55-ns 16-MB DRAM with Built-in Self Test Function Using Microprogram ROM", Journal of Solid-State Circuits, vol. 25, No. 4, pp. 903-911 (Aug. 1990).
Hiroki Koike et al., "A Bist Scheme Using Microprogram ROM For Large Capacity Memories", International Test Conference, Paper 36.1, pp. 815-822 (1990).
Narumi Sakashite et al., "A Built-In-Self-Test Circuit with Timing Margin Test Function in a 1Gbit Synchronous DRAM", International Test Conference, Paper 11.3, pp. 319-324 (1996).
Stefano Barbagallo et al., "Industrial BIST of Embedded RAMs", IEEE Design & Test of Computers, pp. 86-95 (1995).
Stanley E. Schuster et al., "On-Chip Test Circuitry for a 2-ns Cycle, 512-kb CMOS ECL SRAM", Journal of Solid-State Circuits, vol. 27, No. 7, pp. 1073-1079 (Jul. 1992).
Zuxi Sun and Laung-Terng Wang, "Self-Testing of Embedded RAMs", International Test Conference, Paper 4.3, pp. 148-156 (1984).
Andre Ivanov, "Design For Testability and Built-In Self-Test of Integrated Circuits and Systems: How These Can Add Value to Your Products", IEEE, pp. 712-717 (1996).
Allan James D.
Ford Keith A.
Silver John J.
Cypress Semiconductor Corporation
Elms Richard
Nguyen Hien
LandOfFree
Parallel test for asynchronous memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel test for asynchronous memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel test for asynchronous memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1255703