Static information storage and retrieval – Read/write circuit – Testing
Patent
1993-02-22
1994-09-06
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Testing
365203, 365206, G11C 1300
Patent
active
053454235
ABSTRACT:
A parallel test circuit that can perform the parallel test and data reading of the memory device at the same time. By using it, one can shorten the test time. The parallel test circuit of the present invention has several MOS transistors N1 to NK where several data Data1 to DataK selected from the memory cell are input into each gate and their drains are commonly connected to an input/output line. Also, it has several MOS transistors n1 to nk where Data1 to DataK which are complementary data of said Data1 to DataK are input into each gate and their drains are commonly connected to another input/output line. Finally, it has load transistors P1 and P2 used to pre-charge said input/output lines. During the normal reading operation, it switches on data line pairs that have been selected, and then reads their data. During the parallel test, it evaluates whether the data is erroneous according to the output voltage level of the input/output lines by inputting all the data at the same time. Since it can test all the data at the same time, the test time can be shortened. Also, unlike the conventional logic circuit, its circuit is less complicated.
REFERENCES:
patent: 525854 (1993-10-01), Lien
Ahn Seung-Han
Kim Ho-Ki
Koh Hwa-Soo
Fears Terrell W.
Hyundai Electronics Industries Co,. Ltd.
LandOfFree
Parallel test circuit of a semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel test circuit of a semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel test circuit of a semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1334247