Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-03-14
2006-03-14
Elmore, Stephen C. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S140000, C711S154000, C712S216000
Reexamination Certificate
active
07013366
ABSTRACT:
A method and apparatus for satisfying load operations by accessing data from a store buffer is described herein. The present invention further relates to satisfying load operations faster than prior art techniques in most cases. Finally, the present invention provides an improved technique for satisfying load operations that does not significantly impact processor performance.
REFERENCES:
patent: 5694574 (1997-12-01), Abramson et al.
patent: 5724536 (1998-03-01), Abramson et al.
patent: 5751983 (1998-05-01), Abramson et al.
patent: 5778245 (1998-07-01), Papworth et al.
patent: 5881262 (1999-03-01), Abramson et al.
Dundas James David
Patel Mukesh R.
Patel Rajesh B
Elmore Stephen C.
Intel Corporation
Metzger Erik M.
LandOfFree
Parallel search technique for store operations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel search technique for store operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel search technique for store operations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3571110