Parallel processor methods and apparatus

Details Parallel processor methods and apparatus Parallel processor methods and apparatus

2011-07-05

2011-07-05

Tang, Kenneth (Department: 2196)

Electrical computers and digital processing systems: virtual mac

Task management or control

C718S102000, C718S103000, C718S104000, C718S105000

Reexamination Certificate

active

07975269

ABSTRACT:
Methods and apparatus for parallel processors are disclosed. A policy module is loaded from a main memory of a processor into the local memory of a selected secondary processing element under control of a policy module manager running on the secondary processing element. A selected one or more work queues are assigned from a main memory to a selected one or more of the secondary processing elements according to a hierarchy of precedence. A policy module for the selected one or more work queues is loaded to the selected one or more secondary processing elements. The policy module interprets the selected one or more of the selected one or more work queues. Under control of the policy module, work from one or more of the selected one or more work queues is loaded into the local memory of the selected secondary processing element. The work is performed with the selected secondary processing element. After completing the work or upon a pre-emption, control of the selected secondary processing element is returned to the policy module manager.

REFERENCES:
patent: 3496551 (1970-02-01), Driscoll et al.
patent: 3596257 (1971-07-01), Patel
patent: 5047923 (1991-09-01), Elstner et al.
patent: 5136712 (1992-08-01), Perazolli et al.
patent: 5185694 (1993-02-01), Edenfield et al.
patent: 5452452 (1995-09-01), Gaetner et al.
patent: 5504901 (1996-04-01), Peterson
patent: 5528513 (1996-06-01), Vaitzblit et al.
patent: 5592671 (1997-01-01), Hirayama
patent: 5745778 (1998-04-01), Alfieri
patent: 5794017 (1998-08-01), Evans et al.
patent: 5832262 (1998-11-01), Johnson et al.
patent: 5872972 (1999-02-01), Boland et al.
patent: 6003112 (1999-12-01), Tetrick
patent: 6144986 (2000-11-01), Silver
patent: 6279040 (2001-08-01), Ma et al.
patent: 6289369 (2001-09-01), Sundaresan
patent: 6295598 (2001-09-01), Bertoni et al.
patent: 6341324 (2002-01-01), Caulk et al.
patent: 6370681 (2002-04-01), Dellarocas et al.
patent: 6378072 (2002-04-01), Collins et al.
patent: 6463457 (2002-10-01), Armentrout et al.
patent: 6526491 (2003-02-01), Suzuoki et al.
patent: 6633897 (2003-10-01), Browning et al.
patent: 6665699 (2003-12-01), Hunter et al.
patent: 6665783 (2003-12-01), Zahir
patent: 6728959 (2004-04-01), Merkey
patent: 6785756 (2004-08-01), Candea et al.
patent: 6993762 (2006-01-01), Pierre
patent: 6996822 (2006-02-01), Willen et al.
patent: 7058750 (2006-06-01), Rankin et al.
patent: 7080379 (2006-07-01), Brenner et al.
patent: 7127477 (2006-10-01), Duncombe et al.
patent: 7178145 (2007-02-01), Bono
patent: 7236738 (2007-06-01), Settle
patent: 7236998 (2007-06-01), Nutter et al.
patent: 7298377 (2007-11-01), Fossum et al.
patent: 7304646 (2007-12-01), Iwata
patent: 7321958 (2008-01-01), Hofstee et al.
patent: 7478390 (2009-01-01), Brokenshire et al.
patent: 7516456 (2009-04-01), Aguilar et al.
patent: 7522168 (2009-04-01), Stenson et al.
patent: 7565651 (2009-07-01), Carey
patent: 2002/0138637 (2002-09-01), Suzuoki et al.
patent: 2003/0115241 (2003-06-01), Saito et al.
patent: 2003/0154284 (2003-08-01), Bernardin et al.
patent: 2003/0195920 (2003-10-01), Brenner et al.
patent: 2004/0054883 (2004-03-01), Goodman et al.
patent: 2004/0208178 (2004-10-01), Tuck et al.
patent: 2005/0081203 (2005-04-01), Aguilar et al.
patent: 2005/0091473 (2005-04-01), Aguilar et al.
patent: 2005/0188372 (2005-08-01), Inoue et al.
patent: 2005/0188373 (2005-08-01), Inoue et al.
patent: 2006/0190942 (2006-08-01), Inoue et al.
patent: 2007/0198628 (2007-08-01), Bates et al.
patent: 2009/0031317 (2009-01-01), Gopalan et al.
patent: 2009/0147013 (2009-06-01), Stenson et al.
patent: 2009/0165003 (2009-06-01), Jacobson et al.
patent: 0 806 730 (1997-11-01), None
patent: 2394336 (2004-04-01), None
patent: WO 97/06484 (1997-02-01), None
patent: 0203208 (2002-01-01), None
patent: WO 02/091180 (2002-11-01), None
patent: WO 2004/084069 (2004-09-01), None
U.S. Appl. No. 11/238,077, entitled “Cell Processor Methods and Apparatus”, to John P. Bates et al, filed Sep. 27, 2005.
U.S. Appl. No. 11/238,087, entitled “SPU Task Manager for Cell Processor” to John P. Bates et al, filed Sep. 27, 2005.
U.S. Appl. No. 11/238,095 entitled “Cell Processor Task and Data Management” to Richard B. Stenson et al, Sep. 27, 2005.
U.S. Appl. No. 11/238,085 entitled “Method and System for Performing Memory Copy Function on a Cell Processor” to Antoine Labour et al, filed Sep. 27, 2005.
U.S. Appl. No. 11/238,086 entitled “Operating Cell Processors Over a Network” to Tatsuya Iwamoto, filed Sep. 27, 2005.
U.S. Appl. No. 11/257,761 entitled “Secure Operation of Cell Processors” to Tatsuya Iwamoto, filed Oct. 24, 2005.
U.S. Appl. No. 60/650,153 entitled “Processor Task Migration Over a Network in a Multi-Processor System” to Keisuke Inoue et al, filed Feb. 4, 2005.
D S Milojicic et al., “Process Migration” ACM Computing Surveys, ACM, New York, NY, US, vol. 32, No. 3, Sep. 2000, pp. 241-299, XP002254767 ISSN: 0360-0300.
K Chanchio et al., “Data Collection and Restoration for Heterogeneous Process Migration” Software Practice & Experience, Wiley & Sons, Bognor Regis, GB, vol. 32, No. 9, Jul. 25, 2002, pp. 845-871, XP001115308 ISSN: 0038-0644.
European Search Report for European application No. 06254919 dated Dec. 21, 2007.
Sony Computer Entertainment Incorporated , “Cell Broadband Engine Architecture”, Version 1.0, Aug. 8, 2005.
Pratit Santiprabhob et al. “Fuzzy Rule-Based Process Scheduling Method for Critical Distributed Computing Environment”—Proceedings 2003 IEEE, Mar. 8, 2003, vol. 5, pp. 52267-52276.
J. A. Kahle et al. “Introduction to the Cell Multiprocessor” IBM Journal of Research and Development, vol. 49, No. 4-5, , Jul. 2005, pp. 589-604.
George M. Candea et al. “Vassal: Loadable Scheduler Support for Multi-Policy Scheduling” Proceedings of the Usenix Window NT Symposium, Aug. 1998, pp. 157-166.
Alexandre E. Eichenberger et al., “Optimizing Compiler for a Cell Processor”, Proceedings of 14thInternational Conference on Parallel Architectures and Compilation Techniques, 2005 (PACT'05), pp. 161-172.
B. Flachs et al., “A Streaming Processing Unit for a Cell Processor”, 2005 IEEE International Solid-State Circuits Conference—Digest of Technical Papers, pp. 134-135.
Scott Whitman, “Dynamic Load Balancing for Parallel Polygon Rendering”, IEEE Computer Graphics and Applications, vol. 14, No. 4, Jul. 1994, pp. 41-48.
Jaspal Subhlok et al., “Communication and Memory Requirements as the Basis for Mapping Task and Data Parallel Programs”, Supercomputing' 94, Proceedings Washington, DC, 1994 IEEE, pp. 330-339.
Alan Heirich, “Optimal Automatic Multi-Pass Shader Partitioning by Dynamic Programming”, Graphics Hardware (2005), pp. 91-98.
International application No. PCT/US2006/037345, “The International Search Report” and “The Written Opinion of the International Searching Authority”.
International application No. PCT/US2006/037334, “The International Search Report and The Written Opinion of the International Searching Authority”.
International application No. PCT/US2006/037336, “The International Search Report and The Written Opinion of the International Searching Authority”.
International application No. PCT/US2006/037338, “The International Search Report and The Written Opinion of the International Searching Authority”.
Office Action (Final) dated Apr. 20, 2009 for U.S. Appl. No. 11/238,086.
Office Action (Final) dated May 7, 2009 for U.S. Appl. No. 11/257,761.
Office Action dated Mar. 12, 2010 issued for U.S. Appl. No. 11/238,077.
Office Action dated Feb. 20, 2008 issued for U.S. Appl. No. 11/238,085.
Office Action dated Oct. 16, 2009 issued for U.S. Appl. No. 11/371,424.
Notice of Allowance and Fee Due(s) dated Mar. 8, 2010 issued for U.S. Appl. No. 11/371,424.
Office Action dated Aug. 30, 2007 issued for U.S. Appl. No. 11/238,08

Affiliated with

Also associated with

Rating

Parallel processor methods and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel processor methods and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processor methods and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2738354