Parallel processing unit with cache memories storing NO-OP mask

Details Parallel processing unit with cache memories storing NO-OP mask Parallel processing unit with cache memories storing NO-OP mask

1996-06-21

1999-04-06

Bragdon, Reginald G.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711125, 711128, 39580024, 395391, G06F 1208, G06F 930

Patent

active

058931430

ABSTRACT:
Each processing unit 110a to 110d has an individual cache memory 100a to 100d. When the cache memories read an instruction from a main storage 5, an instruction field is distributed to the cache memories. Each cache memory is controlled by a common control circuit 20. A compiler operates to schedule the processes so as to focus the processes to be executed on a specific processing unit. According to the scheduled processes, the volumes of the cache memories 100a to 100d are specified according to each execution ratio of the corresponding processing units to the cache memories. In the foregoing arrangement, a processor provides the processing units controlled by a sole program counter and improves processing by improving the efficiency of the cache memory. Further, the processor improves the efficiency of the cache memory by deleting unnecessary codes.

REFERENCES:
patent: 4833599 (1989-05-01), Colwell et al.
patent: 5051885 (1991-09-01), Yates, Jr. et al.
patent: 5465342 (1995-11-01), Walsh
patent: 5510934 (1996-04-01), Brennan et al.
patent: 5574939 (1996-11-01), Keckler et al.
patent: 5603047 (1997-02-01), Caulk, Jr.
Colwell, Robert et al. "A VLIW Architecture for a Trace Scheduling Compiler"; IEEE Transactions on Computers, vol. 37, No. 8, Aug. 1988; pp. 967-979.
Case, Brian. "Philips hopes to displace DSPs with VLIW: TriMedia processors aimed at future multimedia embedded apps."; Microprocessor Report; Dec. 5, 1994, v8 n16 p12(4).
"VLIW": The Wave of the Future?, Microprocessor Report, pp. 18-21, Feb. 14, 1994.

Affiliated with

Also associated with

Rating

Parallel processing unit with cache memories storing NO-OP mask does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel processing unit with cache memories storing NO-OP mask , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processing unit with cache memories storing NO-OP mask will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1381916