Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2008-07-08
2008-07-08
Chaudry, M. Mujtaba K (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C341S076000, C341S143000
Reexamination Certificate
active
11304913
ABSTRACT:
A parallel precoder circuit executes an EXOR operation on an n-row parallel input, and outputs an n-row parallel output, where 2≦n. Outputs of EXOR circuits each of which having a largest column number from among EXOR circuits disposed in first to (n−1)th rows become first-row to (n−1)th-row parallel outputs, respectively. A output of an nth-row delay circuit becomes an nth-row parallel output.
REFERENCES:
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 4618955 (1986-10-01), Sharpe et al.
patent: 6456208 (2002-09-01), Nazari et al.
patent: 6753797 (2004-06-01), Bliss et al.
patent: 6920604 (2005-07-01), Coakeley et al.
patent: 2005/0012534 (2005-01-01), Konczykowska et al.
patent: 2005/0135816 (2005-06-01), Han et al.
patent: 2006/0002714 (2006-01-01), Gill et al.
patent: 11-122205 (1999-04-01), None
patent: 3474794 (2003-09-01), None
Endoh Yasuyuki
Konishi Yoshiaki
Kubo Kazuo
Chaudry M. Mujtaba K
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Parallel precoder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel precoder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel precoder circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3911878