Parallel peripheral interface

Details Parallel peripheral interface Parallel peripheral interface

1999-10-12

2003-04-29

Gaffin, Jeffrey (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

C710S004000, C710S005000, C710S007000, C710S008000, C710S020000, C710S031000, C710S107000, C710S110000, C710S268000

Reexamination Certificate

active

06557059

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates to parallel peripheral interfaces associated with digital computers. More particularly, the invention concerns a compact high-speed bi-directional hardware interface between a master controller, e.g. a computer, and one or more client controllers, e.g. peripherals.
SUMMARY OF THE INVENTION
The invention provides apparatus for the transfer of data/command between a master controller and one or more client controllers. The apparatus in accordance with the invention includes a bi-directional data bus for conveying plural bits of data or command between a master controller and one or more client controllers; direction signal controlling the direction in which data or command bits are conveyed on the data bus as between the master controller and a connected one of the one or more client controllers; a pair of ready signals including a transmit ready signal asserted by a source of data or command bits placed on the data bus and including a receive ready signal asserted by a destination for the data or command bits placed on the data bus; and a clock signal for indicating the presence of valid data or command bits on the data bus on a leading or trailing edge thereof. Preferably, a command/data signal is also provided to indicate the type of information placed on the data bus by the source.
In accordance with one aspect of the invention, the pair of ready signals includes a bidirectional transmit ready signal and a bi-directional receive ready signal corresponding to each one of the one or more client controllers, and wherein the functions of the transmit ready signals and the receive ready signals within the interface are modified by the state of the direction signal, whereby under a first state of the direction signal a transmit ready signal is asserted by the master controller to select one of the one or more client controllers as a destination for the data or command bits placed on the data bus and a corresponding receive ready signal is asserted by the one client controller to indicate that the one client controller is ready to receive the data or command bits placed on the data bus and whereby under a second state of the direction signal a transmit ready signal is asserted by the one or more client controllers to indicate the one or more client controllers is ready to transmit data or command bits placed on the data bus and a corresponding receive ready signal is asserted by the master controller to acknowledge receipt of data or command bits placed on the data bus by the one client controller.
The foregoing and other objects, features and advantages of the invention will become more readily apparent from the following detailed description of a preferred embodiment which proceeds with reference to the drawings.


REFERENCES:
patent: 5590369 (1996-12-01), Burgess et al.
patent: 5606707 (1997-02-01), Tomassi et al.
patent: 5961629 (1999-10-01), Nguyen et al.
patent: 6092138 (2000-07-01), Schutte
patent: 6125421 (2000-09-01), Roy
patent: 6247088 (2001-06-01), Seo et al.

Affiliated with

Also associated with

Rating

Parallel peripheral interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel peripheral interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel peripheral interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3027947