Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2005-02-08
2005-02-08
Banankhah, Majid A. (Department: 2127)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C718S100000, C370S412000, C370S419000, C370S410000, C370S428000, C370S392000, C709S238000
Reexamination Certificate
active
06854117
ABSTRACT:
A method and system performs parallel processing of asynchronous processes on ordered entities. A system focuses on the average time and variance of the variable time process. Each processor can run multiple contexts. The processing may be divided into a number of stages, each of which can be performed by each of the processors. A system also needs to ensure that the order of the entities is preserved as desired. This order may be maintained by performing some type of pre-processing on the entities to determine their order, and then not starting processing on an entity until the processing of any entity which must precede that entity has been completed. For processing of packets in a network, it may be needed to ensure that packets in the same flow maintain their order after processing. A system also may determine the number of processors that optimally are needed in order to process an incoming stream of entities at a desired speed. This computation may depend on how many different contexts each processor runs. In addition, this computation also may depend on whether there is an input buffer available to store the incoming entities, and the capacity of such an input buffer.
REFERENCES:
patent: 5421019 (1995-05-01), Holsztynski et al.
patent: 5917821 (1999-06-01), Gobuyan et al.
patent: 6172990 (2001-01-01), Deb et al.
patent: 6226267 (2001-05-01), Spinney et al.
patent: 6430184 (2002-08-01), Robins et al.
patent: 6522188 (2003-02-01), Poole
patent: 6646390 (2003-11-01), Grabner et al.
patent: 6714553 (2004-03-01), Poole et al.
Trading Packet headers for packet processing, Girish P. Chandranmenon, George Varghese, ACM SIGCOMM Computer Communication Review, Proceedings of the Conference on Apps., techs., Archts., and prots. for computer commns., vol. 25 Issue 4, Oct. 1995.
Banankhah Majid A.
Caspian Networks, Inc.
Fenwick & West LLP
LandOfFree
Parallel network processor array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel network processor array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel network processor array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3471029