Boots – shoes – and leggings
Patent
1995-03-30
1998-07-21
Bowler, Alyssa H.
Boots, shoes, and leggings
3642291, 3642319, 364DIG1, G06F 1500
Patent
active
057846324
ABSTRACT:
A massively parallel processor apparatus having an instruction set architecture for each of the N.sup.2 the PEs of the structure. The apparatus which we prefer will have a PE structure consisting of PEs that contain instruction and data storage units, receive instructions and data, and execute instructions. The N.sup.2 structure should contain "N" communicating ALU trees, "N" programmable root tree processor units, and an arrangement for communicating both instructions, data, and the root tree processor outputs back to the input processing elements by means of the communicating ALU trees. The apparatus can be structured as a bit-serial or word parallel system. The preferred structure contains N.sup.2 PEs, identified as PE.sub.column,row, in a N root tree processor system, placed in the form of a N by N processor array that has been folded along the diagonal and made up of diagonal cells and general cells. The Diagonal-Cells are comprised of a single processing element identified as PE.sub.i,i of the folded N by N processor array and the General-Cells are comprised of two PEs merged together, identified as PE.sub.i,j and PE.sub.j,i of the folded N by N processor array. Matrix processing algorithms are discussed followed by a presentation of the Diagonal-Fold Tree Array Processor architecture. The Massively Parallel Diagonal-Fold Tree Array Processor supports completely connected root tree processors through the use of the array of PEs that are interconnected by folded communication ALU trees.
REFERENCES:
patent: 4514807 (1985-04-01), Nogi
patent: 4633392 (1986-12-01), Vincent et al.
patent: 4884193 (1989-11-01), Lang
patent: 4907148 (1990-03-01), Morton
patent: 4922418 (1990-05-01), Dolecek
patent: 4942517 (1990-07-01), Cok
patent: 5224100 (1993-06-01), Lee et al.
patent: 5249231 (1993-09-01), Covey et al.
patent: 5287481 (1994-02-01), Lin
WO-91-18351 (IBM Corp) Nov. 28, 1991 PCT/US91/03317, European patent filed May 17, 1991, Pyramid Learning Architecture Neurocomputer, G.G. Pechanek et al.
GB 2 219 106 A UK Patent Application Nov. 29, 1989 files May 26, 1988, Processor for Constrained Least Squares Computations, The Secretary of State for Defense Whitehall, London, SW1A 2HB United Kingdom.
IBM Technical Disclosure Bulletin, vol. 34, No. 10A, Mar. 1992, pp. 100-106, "Many-Snap".
IEEE International Conference on Computter Design: VLSI in Computers Oct. 06, 1986, Port Chester, USA, pp. 269-274, D. Koppelman et al "The Implementation of a Triangular Permutation Network Using Wafer Scale Integration".
"The Application and Development of Wavefront Array Processors for Advanced Front-end Signal Processing Systems" Systdlic Arrays First International Workshop, Oxford U.K., Jul. 2-4, 1986, by Moore, et al., pp. 295-301.
Delgado-Frias Jose Guadalupe
Pechanek Gerald George
Vassiliadis Stamatis
Bowler Alyssa H.
Harrity John
Hoel John
International Business Machines - Corporation
Phillips Steven B.
LandOfFree
Parallel diagonal-fold array processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel diagonal-fold array processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel diagonal-fold array processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1657663