Electrical computers and digital data processing systems: input/ – Input/output data processing
Patent
1993-08-27
2000-06-06
Myers, Paul R.
Electrical computers and digital data processing systems: input/
Input/output data processing
G06F 1300
Patent
active
060731850
ABSTRACT:
A parallel processor has a controller for generating control signals, and a plurality of identical processing cells, each of which is connected to at least one neighboring cell and responsive to the controller for processing data in accordance with the control signals. Each processing cell includes a memory, a first register, a second register, and an arithmetic logic unit (ALU). An input of the first register is coupled to a memory output. The output of the first register is coupled to a second register located in a neighboring cell. An input of the second register is coupled to receive an output from a first register located in a neighboring cell. The output of the second register is coupled to an input of the ALU. In another feature, mask logic is interposed between A and B operand sources, and two inputs of the ALU. The mask logic also inputs a mask source, and in response to control signals, can output the A operand logically OR'ed with the mask, and can output the B operand logically AND'ed with the mask. In another feature, each cell includes a multiplexor coupled to a neighboring cell for selectively transmitting cell data to the neighbor, or for effectively bypassing the cell during data shift operations by transmitting data that is received from a neighboring cell to a neighboring cell. Other enhancements to a cell architecture are also disclosed.
REFERENCES:
patent: 3287703 (1966-11-01), Slotnick
patent: 3643236 (1972-02-01), Kolankowsky et al.
patent: 3815095 (1974-06-01), Wester
patent: 4167780 (1979-09-01), Hayashi
patent: 4187551 (1980-02-01), Nutter et al.
patent: 4215401 (1980-07-01), Holsztynski et al.
patent: 4309755 (1982-01-01), Lanty
patent: 4314349 (1982-02-01), Batcher
patent: 4384273 (1983-05-01), Ackland et al.
patent: 4489381 (1984-12-01), Kavakkee et al.
patent: 4507726 (1985-03-01), Grinberg et al.
patent: 4511967 (1985-04-01), Witalka et al.
patent: 4517659 (1985-05-01), Chamberlain
patent: 4524455 (1985-06-01), Holsztynski et al.
patent: 4533993 (1985-08-01), McCanny et al.
patent: 4541115 (1985-09-01), Werth
patent: 4546428 (1985-10-01), Morton
patent: 4573116 (1986-02-01), Ong et al.
patent: 4574394 (1986-03-01), Holsztynski et al.
patent: 4628481 (1986-12-01), Reddaway
patent: 4635292 (1987-01-01), Mori et al.
patent: 4660155 (1987-04-01), Thaden et al.
patent: 4667308 (1987-05-01), Hayes et al.
patent: 4720780 (1988-01-01), Dolecek
patent: 4739474 (1988-04-01), Holsztynski
patent: 4739476 (1988-04-01), Fiduccia
patent: 4752893 (1988-06-01), Guttag et al.
patent: 4769779 (1988-09-01), Chang et al.
patent: 4884190 (1989-11-01), Ngai et al.
patent: 4933846 (1990-06-01), Humphrey et al.
patent: 5038282 (1991-08-01), Gilbert et al.
patent: 5095527 (1992-03-01), Uramoto et al.
patent: 5179714 (1993-01-01), Graybill
patent: 5276819 (1994-01-01), Rau et al.
patent: 5421019 (1995-05-01), Holsztynski et al.
PCT International Search Report issued May 22, 1995 in connection with a counterpart PCT application No. PCT/US 94/10332.
W.F. Wong & K.T. Lua, "A preliminary evaluation of a massively parallel processor: GAPP," Microprocessing and Microprogramming, pp. 53-62, vol. 29, No. 1, Jul. 1990, Amsterdam, NL.
A. Alcolea et al., "FAMA Architecture: Implementation details," Proceedings of IECON '87: 1987 International Conference on Industrial Electronics, Control, and Instrumentation, pp. 737-744, vol. 2, Nov. 3-6, 1987, Cambridge, Massachusetts.
A. Boubekeur et al., "A Real Experience on Configuring a Wafer Scale 2-D Array of Monobit Processors," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, pp. 637-644, vol. 16, No. 7, Nov. 1993, New York, U.S.
Burkley, John T., MPP VLSI Multiprocessor Integrated Circuit Design, published in The Massively Parallel Processor, pp. 206-216, ed. J.L. Potter, (MIT Press, 1985).
The publication "Processing Element and Custom Chip Architecture for the BLITZEN Massively Parallel Processor", Donald W. Blevins, et al., Technical Report TR87-22, pp. 1-27, published Oct. 22, 1987, by The Microelectronics Center of North Carolina.
The publication "Parallel Supercomputing in SIMD Architectures", R. Michael Hord, pp. 85-90; 143-149; 205-217; 312-324; and 356-359, published 1990 by CRC Press.
The publication "The Image Understanding Architecture", Charles C. Weems et al., pp. 21-27, COINS Technical Report 87-76.
The publication "Architecture Descriptions for the Massively Parallel Processor (MPP) and the Airborne Associative Processor (ASPRO)", by John Smit, published Aug. 8, 1980 by Goodyear Aerospace Corporation GER-16785.
The publication "An Evaluation of Some Chips for Image Processing", by T. J. Fountain for University College London, Department of Physics and Astronomy.
The publication for NCR, "Geometric Arithmetic Parallel Processor", Model No. NCR45CG72.
The article "Calculateur Cellulaire Universel Destine a L'Etude Des Structures Cellulaires Specialisees", by J. R. Rochez, appearing in Digital Processes, vol. 3, No. 2, pp. 121-138 (1977).
The article "Interconnect Strategies for Fault Tolerant 2D VLSI Arrays", by P. Franzon appearing in IEEE International Conference on Computer Design: VLSI in Computers pp. 230-233, Oct. 1986.
Myers Paul R.
TeraNex Inc.
LandOfFree
Parallel data processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel data processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel data processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2223712