Boots – shoes – and leggings
Patent
1992-09-23
1995-05-30
Coleman, Eric
Boots, shoes, and leggings
3642319, 3642395, 3642463, 3642294, 364DIG1, G06F 1516
Patent
active
054210194
ABSTRACT:
A parallel data processor comprised of an array of identical cells concurrently performing identical operations under the direction of a central controller, and incorporating one or more of a special cell architecture including a segmented memory, conditional logic for preliminary processing, and circuitry for indicating when the cell is active, and programmable cell interconnection including cell bypass and alternate connection of edge cells.
REFERENCES:
patent: 3287703 (1966-11-01), Slotnick
patent: 3643236 (1972-02-01), Kolankowski
patent: 3815095 (1974-06-01), Wester
patent: 4167780 (1979-09-01), Hayashi
patent: 4187551 (1980-02-01), Nutter
patent: 4215401 (1980-07-01), Holsztynski et al.
patent: 4309755 (1982-01-01), Lanty
patent: 4314349 (1982-02-01), Batcher
patent: 4384273 (1983-05-01), Ackland
patent: 4489381 (1984-12-01), Lavallee
patent: 4507726 (1985-03-01), Grinberg
patent: 4511967 (1985-04-01), Witalka
patent: 4517659 (1985-05-01), Chamberlain
patent: 4524455 (1985-06-01), Holsztynski et al.
patent: 4533993 (1985-08-01), McCanny et al.
patent: 4573116 (1986-02-01), Ong
patent: 4574394 (1986-03-01), Holsztynski
patent: 4623990 (1986-11-01), Allen
patent: 4628481 (1986-12-01), Reddaway
patent: 4630230 (1986-12-01), Sundet
patent: 4635292 (1987-01-01), Mori
patent: 4660155 (1987-04-01), Thaden
patent: 4663742 (1987-05-01), Anderson
patent: 4667308 (1987-05-01), Hayes
patent: 4720780 (1988-01-01), Dolecek
patent: 4739474 (1988-04-01), Holsztynski
patent: 4739476 (1988-04-01), Fiduccia
patent: 4769779 (1988-09-01), Chang
patent: 4884190 (1989-11-01), Ngai
patent: 4933846 (1990-06-01), Humphrey
Interconnect Strategies for Fault Tolerant 2D VLSI Arrays by Pan/Franzen, 1986 IEEE, pp. 230-233.
"Interconnect Strategies for Fault Tolerant 2D VSLI Arrays", Paul Franzon, IEEE International Conference on Computer Design: VLSI in Computers (Oct. 1986).
Pub. by C. C. Weems entitled "Some Example Algorithms for the CAAPP and ICAP Levels of the Image Understanding Architecture", ICS 88. Third Intl. Conf. on Supercomputing. Proceedings, Supercomputing '88, pp. 42-53, pub. May 15-20, 1988, Boston, Mass.
Pub. by D. I. Moldovan et al. entitled "Parallel Processing of Iconic to Symbolic Transformation of Images", Proceedings CVPR '85: IEEE Computer Society Conf. on Computer Vision & Pattern REcognition (Cat. #85CH2145-1), pp. 257-264, pub. Jun. 19-23, 1985, San Francisco, Calif.
Pub. by M. E. Steenstrup et al. entitled "Determination of the Rotational and Translational Components of a Flow Field Using a Content Addressable Parallel Processor", Proceedings of the 1983 Intl. Conf. on Parallel Processing, pp. 492-495, publ Aug. 1983, Bellaire, Mich.
Pub. by J. G. Bonar et al. entitled "Real-Time LISP Using Content Addressable Memory", Proc. of the 1981 Conf. on Parallel Processing, pp. 112-119, pub. Aug. 25-28, 1981.
Pub. by D. Rana et al. entitled "An Easily Reconfigurable Circuit Switched Connection Network", Proceedings of the 1988 IEEE International Symposium on Circuits and Systems, vol. 1, pp. 247-250, pub. Jun. 7-9, 1988.
Pub. by C. C. Weems Jr. entitled "The Content Addressable Array Parallel Processor: Architectural Evaluation and Enhancement", Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers, pp. 500-503, publ Oct. 7-10, 1985.
Pub. by C. Weems et al. entitled "Iconic and Symbolic Processing Using a Content Addressable Array Parallel Processor", Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition, pp. 598-607, pub. Jun. 19-23, 1985.
Pub. by D. Lawton et al. entitled "Iconic to Symbolic Processing Using a Content Addressable Array Parallel Processor", Proceedings of SPIE-The International Society for Optical Engineering: Applications of Digital Image Processing VII, vol. 504, pp. 92-111, pub. Aug. 21-24, 1984.
Pub. by C. Weems and D. T. Lawton entitled "Incorporating content addressable array processors into computer vision systems", Proceedings of SPIE-The International Society for Optical Engineering: Architecture and Algorithms for Digital Image Processing, vol. 435, pp. 121-123, pub. Aug. 25-26, 1983.
Pub. by M. E. Steenstrup et al. entitled "Determination of the Rotational and Translational Components of a Flow Field Using a Content Addressable Parallel Processor", Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition, pp. 401-404, pub. Jun. 19-23, 1983.
Pub. by C. Weems et al. entitled "A VLSI Based Content Addressable Parallel Array Processor", Proceedings of the IEEE International Conference on Circuits and Computers, pp. 236-239, pub. Sep. 28-Oct. 1, 1982.
Pub. by A. R. Hanson and E. M. Riseman entitled "Summary of Progress in Image Understanding at the University of Massachusetts", Proceedings of the Image Understanding Workshop, vol. 1, pp. 55-64, pub. Feb. 23-25, 1987.
Pub. by R. R. Kohler and A. R. Hanson entitled "The VISIONS Image Operating System", Proceedings of the 6th International Conference on Pattern Recognition, vol. 1, pp. 71-74, published Oct. 19-22, 1982.
Pub. by P. A. Nagin et al. entitled "Region Relaxation in a Parallel Hierarchical Architecture", Real-Time/Parallel Computing Image Analysis, pp. 37-61 (M. Onoe, K. Preston, Jr., and Azriel Rosenfeld eds.), published 1981.
Pub. by D. M. Chiarulli et al. entitled "Using Coincident Optical Pulses for Parallel Memory Addressing", Computer, vol. 20(12), pp. 48-57, published Dec. 1987.
Pub. by S. P. Levitan entitled "Algorithms for a Broadcast Protocal Multiprocessor", the 3rd International Conference on Distributed Computing Systems pp. 666-671, pub. Oct. 18-22, 1982.
Pub. by C. C. Weems, Jr. entitled "Image Processing on a Content Addressable Array Parallel Processor", COINS Technical Report 84-14, pp. vi-xv; 8-58, 85-194, 341-407, 431-492, published Sep. 1984.
Pub. by C. C. Weems et al. entitled "The image understanding architecture project, first annual report", pp. iii-85, and 137-172, published Apr. 1988.
John Smit, "Architecture Descriptions for the Massively Parallel Processor (MPP) and the Airborne Associative Processor (ASPRO)", Aug. 8, 1980 (Goodyear Aerospace Corporation) GER-16785.
T. J. Fountain, "An Evaluation of Some Chips for Image Processing", Univ. College London.
"Geometric Arithmetic Parallel Processor", (NCR) Model No. NCR450G72.
"Calculateur Cellulaire Universel Destine a L'Etude Des Structures Cellulaires Specialisees", J. Rochez, Digital Processes, vol. 3, No. 2, pp. 121-138 (1977).
Benton Richard W.
Holsztynski Wlodzimierz
Johnson W. Keith
McNamara Robert A.
Naeyaert Roger S.
Coleman Eric
Martin Marietta Corporation
LandOfFree
Parallel data processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel data processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel data processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-369957