Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate
2005-01-04
2005-01-04
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Correction for skew, phase, or rate
C713S400000, C713S600000
Reexamination Certificate
active
06839862
ABSTRACT:
In one example embodiment, a high-speed parallel-data communication approach transfers digital data in parallel from a first module to a second module over a communication channel including a plurality of parallel data-carrying lines and a clock path. The parallel bus lines are arranged in a plurality of groups, each of the groups including a plurality of data-carrying lines and a clock path adapted to carry a clock signal for synchronizing digital data carried from the first module to the second module. The sets of data are concurrently transferred using the groups of lines of the parallel bus, and at the second module and for each group, the transferred digital data is synchronously collected via the clock signal for the group. At the second module, the data collected for each group is aligned. By grouping the bus lines in groups with each group having its own clock domain, skew across clock-domain groups is tolerated and overcome by processing the data and the skew first within each clock domain group, and then between groups.
REFERENCES:
patent: 5068880 (1991-11-01), Kline et al.
patent: 5425020 (1995-06-01), Gregg et al.
patent: 5799175 (1998-08-01), Cassiday et al.
patent: 5978419 (1999-11-01), Cassiday et al.
patent: 6324503 (2001-11-01), Manjunath et al.
patent: 6549595 (2003-04-01), Den Besten et al.
patent: 57162119 (1982-10-01), None
IBM, Enhanced Means for Parallel Synchronization in Crossbar Switching Networks, Jun. 1, 1989, IBM Technical Disclosure Buttetin, vol. 32, Issue 1, pp. 281-283.
Ehmann Gregory E.
Evoy David R.
Pontius Timothy
Koninklijke Philips Electronics , N.V.
Lee Thomas
Suryawanshi Suresh
Zawilski Peter
LandOfFree
Parallel data communication having skew intolerant data groups does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel data communication having skew intolerant data groups, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel data communication having skew intolerant data groups will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3412959