Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2005-05-03
2005-05-03
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C710S035000, C710S061000, C710S066000, C710S071000, C713S500000, C713S503000, C713S600000
Reexamination Certificate
active
06889272
ABSTRACT:
A system and method for transmitting parallel data from a source to a destination over a plurality of high speed serial lines operates reliably even in the presence of data skew. The high speed data transmission system includes a protocol generator, a de-skew circuit, and a plurality of high speed serial lines coupled between the protocol generator and the de-skew circuit. Respective serial representations of parallel data words are transmitted to the destination over a plurality of serial data lines, and a clock signal is transmitted to the destination over a clock line in parallel with the serial data lines. The clock signal has at least one data bit of each parallel data word encoded thereon. The de-skew circuit aligns regenerated parallel data words using the respective data bits encoded on the clock signal to eliminate skew among the data bits, and regenerates the parallel data from the aligned parallel data words.
REFERENCES:
patent: 5426644 (1995-06-01), Fujimoto
patent: 5887039 (1999-03-01), Suemura et al.
patent: 5920897 (1999-07-01), Jin et al.
patent: 6167077 (2000-12-01), Ducaroir et al.
patent: 6262998 (2001-07-01), Hogeboom
patent: 6452927 (2002-09-01), Rich
patent: 6484268 (2002-11-01), Tamura et al.
patent: 6560275 (2003-05-01), Lecourtier et al.
Boxer Lawrence Aaron
Castagnozzi Dan
Applied Micro Circuits Corporation
Gaffin Jeffrey
Nguyen Mike
Weingarten Schurgin, Gagnebin & Lebovici LLP
LandOfFree
Parallel data bus with bit position encoded on the clock wire does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel data bus with bit position encoded on the clock wire, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel data bus with bit position encoded on the clock wire will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3398882