Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2003-07-29
2008-01-08
Baker, Stephen M. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S757000
Reexamination Certificate
active
07318189
ABSTRACT:
Methods and devices for encoding in parallel a set of data. bits for use in communications systems. The set of data bits to be encoded is divided into two subsets with the first subset being encoded in parallel using the second subset. The first subset is also encoded in parallel using the second subset. The first subset is also encoded in parallel using a subset of an immediately preceding set of data bits. Parallel encoding is realized by using an encoding module utilizing multiple single bit submodule. Each submodule receives a single bit from the first subset and either the second subset or the subset of the immediately preceding data set. Each single bit submodule produces a pair of output bits from the convolutional encoding of a single bit of the first subset and either the second subset or the subset of the immediately preceding data set. The multiple single bit submodules operate in parallel to simultaneously and collectively produce a set of data bits.
REFERENCES:
patent: 5193094 (1993-03-01), Viterbi
patent: 5381425 (1995-01-01), Bitzer et al.
patent: 5612974 (1997-03-01), Astrachan
patent: 5787121 (1998-07-01), Okamoto
patent: 5954836 (1999-09-01), Wang
patent: 6081921 (2000-06-01), Simanapalli
patent: 6170077 (2001-01-01), Lim et al.
patent: 6182265 (2001-01-01), Lim et al.
patent: 6442729 (2002-08-01), Kim et al.
patent: 6523146 (2003-02-01), Ishikawa
patent: 6631488 (2003-10-01), Stambaugh et al.
patent: 6697994 (2004-02-01), Ishikawa
patent: 6745365 (2004-06-01), Kokuryo et al.
patent: 6751773 (2004-06-01), Okabayashi et al.
patent: 6954885 (2005-10-01), Hurt et al.
patent: 1176727 (2002-01-01), None
A. M'sir et al.,A High Speed Encoder for Recursive Systematic Convolutive Codes, Proceedings of the Eight IEEE International On-Line Testing Workshop, Jul. 2002, pp. 51-55.
T. K. Matsushima et al.,Parallel Encoder and Decoder Architecture for Cyclic Codes, IEICE Trans. Fundamentals. vol. E79-A No. 9, Sep. 1996, pp. 1313-1323.
D. Haccoun et al.,New Architectures for Fast Convolutional Encoders and Threshold Decoders, IEEE Journal on Selected Areas in Communications, vol. 6, No. 3, Apr. 1998, pp. 547-557.
PCT International Search Report for International Application No. PCT/CA03/01133.
Baker Stephen M.
Stolowitz Ford Cowger LLP
Zarbana Digital Fund LLC
LandOfFree
Parallel convolutional encoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel convolutional encoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel convolutional encoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3962952