Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2002-10-15
2004-08-24
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06782523
ABSTRACT:
FIELD OF THE INVENTION
The present invention generally relates to the field of design, and particularly to the ability to develop, in parallel, an unlimited number of IP configurations from a common set of IP deliverables to support multiple product configurations.
BACKGROUND OF THE INVENTION
Configurable IP provides customers with the ability to customize IP for product needs. However, developing many different IP configurations from a single development platform can be confusing and time consuming if the development environment is not setup efficiently.
IP deliverables today are typically provided in a format that allows for different configurations to be developed sequentially. Each time, the developer is required to input the configuration parameters and then start the development tools or scripts to build that single configuration. If a different configuration is also required, the IP, tools and scripts must be copied to a redundant working environment prior to start of development to avoid over writing run-time or output files for the previous configuration.
Therefore, it would be desirable to provide a system and method for parallel configurable IP design.
SUMMARY OF THE INVENTION
Accordingly, the present invention is directed to a system and method for parallel configurable IP design. In an aspect of the present invention, a method includes receiving input parameters for a configuration by a common IP development environment. A unique combination of input parameters from the received input parameters is identified. At least one unique runtime file of the common IP development environment is initiated. The unique runtime file is derived from a common set of IP deliverables of the common IP development environment. At least one unique output file from the initiated unique runtime file is generated. The initiated unique runtime file and generated unique output file are unique so as to enable parallel implementation of the configuration specified by the received input parameter with at least one other configuration by the common IP development environment.
In an additional aspect of the present invention, a development environment implemented by an information handling system includes a common IP development environment including a plurality of common IP deliverables. Unique runtime files and unique output files are provided for parallel development of at least two configurations based on the common IP deliverables. The unique runtime files and unique output files may be specified as unique through use of a naming convention.
In a further aspect of the present invention, a system includes a memory suitable for storing a program of instructions and a processor communicatively coupled to the memory. The processor is suitable for performing the program of instructions, in which, the program of instructions configures the processor to identify a unique combination of input parameters from the received input parameters for a first configuration received by a common IP development environment implemented by the program of instructions. At least one unique runtime file of the common IP development environment is initiated. The unique runtime file is derived from a common set of IP deliverables of the common IP development environment. At least one unique output file from the initiated unique runtime file is generated. The initiated unique runtime file and generated unique output file are made unique through use of a naming convention so as to enable parallel implementation of the unique runtime files and generated unique output files corresponding to at least two configurations.
In an aspect of the present invention, a method includes receiving input parameters for a first configuration by a common IP development environment. A unique combination of input parameters from the received input parameters is identified. At least one unique runtime file of the common IP development environment is initiated. The unique runtime file is derived from a common set of IP deliverables of the common IP development environment. At least one unique output file from the initiated unique runtime file is generated. The initiated unique runtime file and generated unique output file are made unique through use of a naming convention so as to enable parallel implementation of the unique runtime file and generated unique output file of the first configuration with a unique runtime file and unique output file of a second configuration by the common IP development environment.
It is to be understood that both the forgoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention as claimed. The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate an embodiment of the invention and together with the general description, serve to explain the principles of the invention.
REFERENCES:
patent: 6347395 (2002-02-01), Payne et al.
patent: 2003/0055520 (2003-03-01), Tomii
patent: 2003/0126059 (2003-07-01), Hensley et al.
Pillement et al., “Behavioral IP Specification and Integration Framework For High-Level Design Reuse,” IEEE, Mar. 18-21, 2002, PP. 1-6.*
Ranjit et al., “Firm IP Development: Methodology & Deliverables,” IEEE, May 21-24, 2000, PP. 529-532.*
Hatley, “Parallel System Development: A Reference Model for Case Tools,” IEEE, 1990, PP. 364-372.*
Chan et al., “Software Configuration Management Tools,” IEEE, 1997, PP. 238-250.*
Lee et al., “IP Development and Management of IP DB Enabling Effecient System-On-Chip Design,” IEEE, Aug. 1999, PP. 229-232.*
Hasse, “Design Methodology for IP Providers,” IEEE, Mar. 1999, PP. 1-5.*
Schlindler et al., “IP Repository, A Web Based IP Reuse Infrastructure,” IEEE, May 1993, PP. 415-418.*
Bae et al., “A Single-Chip Programmable Platform Based on a Multithreaded Processor and Configurable Logic Clusters,” IEEE, Feb. 3-7, 2002, PP. 1-2.*
“GNU Make” by Richard M. Stallman et al. (A Program for Directing Recompilation) GNU make Version 3.80 Free Software Foundation, Inc., 176 pages—Author(s)—Richard M. Stallman et al.
DeGarmo Randy
Keller Sean
LSI Logic Corporation
Siek Vuthe
Suiter-West PC LLO
LandOfFree
Parallel configurable IP design methodology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel configurable IP design methodology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel configurable IP design methodology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3356225