Parallel buffer/driver configuration between data sending termin

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

326 82, H03K 1716

Patent

active

054989760

ABSTRACT:
A buffer/driver is arranged in parallel between the data sending terminal and the data receiving terminal of a data transmission system. The SETUP time and HOLD time requirements of the data receiving terminal may be satisfied at the same time in accordance with the present invention. A low end, which has medium amount of time delay, buffer/driver may be used in this present invention to achieve a high performance of the data transmission which is usually possible in the past through the utilization of a high end buffer/driver, which has extremely small amount of time delay.

REFERENCES:
patent: 3979732 (1976-09-01), Hepworth et al.
patent: 4224531 (1980-09-01), Ebihara et al.
patent: 4495626 (1985-01-01), Brunin et al.
patent: 4598216 (1986-07-01), Lauffer et al.
patent: 4647797 (1987-03-01), Sanwo et al.
patent: 4697107 (1987-09-01), Haines
patent: 4766334 (1988-08-01), Warner
patent: 4774422 (1988-09-01), Donaldson et al.
patent: 4816702 (1989-03-01), Salina et al.
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 4958323 (1990-09-01), Sugawara et al.
patent: 4970410 (1990-11-01), Matsushita et al.
patent: 5017813 (1991-05-01), Galbraith et al.
patent: 5107507 (1992-04-01), Bland et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Parallel buffer/driver configuration between data sending termin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel buffer/driver configuration between data sending termin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel buffer/driver configuration between data sending termin will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2103211

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.