Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1995-01-24
1996-07-09
Westin, Edward P.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 38, 327525, H03K 19173
Patent
active
055347932
ABSTRACT:
The parallel antifuse scheme may be applied to a field programmable gate array architecture (10) having a logic module (16) with an output coupled to an output track (34, 54, 114, 144, 178, 198) coupled via a cross antifuse (38, 58, 116, 184, 208) to an connecting track (36, 56, 64, 118, 154, 182, 205, 206). The connecting track is further coupled via at least one cross antifuse (44, 46, 72, 74, 120, 122, 160, 162, 190, 218, 220) to at least one input track (40, 42, 68, 70, 188, 214, 216) coupled to an input of at least one logic module. The circuit includes a compensation track (124, 150, 180, 200) running generally in parallel with the output track and at least one parallel antifuse (125, 158, 186, 212) programmably coupling the compensation track (124, 150, 180, 200) and the connecting track. One or more controllable switch (130, 152, 174, 176, 194, 196), such as a pass transistor, is coupled between the output track and the compensation track.
REFERENCES:
patent: 4758745 (1988-07-01), Elgamal
patent: 5276653 (1994-01-01), McKenney
patent: 5349248 (1994-09-01), Parlour
patent: 5396126 (1995-03-01), Britton
patent: 5399923 (1995-03-01), Webster
Brady III W. James
Donaldson Richard L.
Sanders Andrew
Texas Instruments Incorporated
Valetti Mark A.
LandOfFree
Parallel antifuse routing scheme (PARS) circuit and method for f does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel antifuse routing scheme (PARS) circuit and method for f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel antifuse routing scheme (PARS) circuit and method for f will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1869576