Pad structure with parasitic MOS transistor for use with semicon

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257357, H01L 2362

Patent

active

055170480

ABSTRACT:
An ESD protection device for protecting semiconductor devices from electrostatic discharge includes a metal pad of the semiconductor device, a first charge sink, and a first MOS transistor. The first MOS transistor is placed under the metal pad. The first MOS transistor is coupled as a switch between the first charge sink and the metal pad. In addition, the metal pad operates as a gate of the first MOS transistor. Upon static electricity of a high magnitude of voltage being placed on the metal pad, the first MOS transistor turns on and the static electricity is discharged to the first charge sink.

REFERENCES:
patent: 4789917 (1988-12-01), Miller
patent: 4929350 (1989-05-01), Miller
patent: 4937471 (1990-06-01), Park et al.
patent: 5151767 (1992-09-01), Wong
patent: 5329143 (1994-07-01), Chan et al.
Patent Abstracts of Japan vol. 14, No. 194 (E-0919) 20 Apr. 1990 & JP, A, 02049960 (NCC) 9 Feb. 1990.
Patent Abstracts of Japan vol. 16, No. 130 (E-1184) 2 Apr. 1992 & JP, A, 03291970 (Fujitsu) 24 Dec. 1991.
Ajiki Tsuneo, "Reliability of IC Device", Nikkagiren Publishing, k.k., Jul. 1988 (third printing, May 1991), p. 282.
Toshiba IC Reliability Handbook, Nov. 1987, p. 130.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Pad structure with parasitic MOS transistor for use with semicon does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pad structure with parasitic MOS transistor for use with semicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pad structure with parasitic MOS transistor for use with semicon will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1898032

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.