Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
1999-06-11
2002-09-24
Gaffin, Jeffrey (Department: 2782)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S033000, C710S107000, C711S171000, C370S428000
Reexamination Certificate
active
06457081
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to computer systems and more particularly to a computer system having a high speed communication link having multiple pipes operating on the communication link.
2. Description of the Related Art
Traditional personal computer architectures partition the computer system into the various blocks shown in the exemplary prior art system illustrated in FIG.
1
. One central feature of this prior art architecture is the use of the Peripheral Component Interface (PCI) bus
101
as the connection between the “north bridge” integrated circuit
103
and the “south bridge” integrated circuit
105
. The north bridge functions generally as a switch connecting CPU
107
, a graphics bus
109
such as the Advanced Graphics Port (AGP) bus, the PCI bus and main memory
111
. The north bridge also contains the memory controller function.
The south bridge generally provides the interface to the input/output (I/O) portion of the system with the possible exception of video output as illustrated in FIG.
1
. Specifically, the south bridge
105
provides a bridge between the PCI bus and legacy PC-AT (Advanced Technology) logic. The south bridge also provides a bridge to the legacy ISA bus
115
, the Integrated Device Electronics (IDE) disk interface
117
and the Universal Serial Bus (USB)
119
. In the illustrated prior art architecture, PCI bus
101
also functions as the major input/output bus for add-in functions such as network connection
121
. The various busses and devices shown in
FIG. 1
are conventional in the personal computer industry and are not described further herein unless necessary for an understanding of the present invention.
In current and future personal computer systems, two basic types of data are transferred between integrated circuits: isochronous data and asynchronous data. Isochronous data refers to data used in real-time data streams such as audio data or motion-picture video data. Asynchronous data is used for all other transfers, such as central processing unit (CPU) accesses to memory and peripherals or bulk data transmissions from a hard drive into system memory.
The PCI bus causes a lack of determinism in the system because any function on the PCI bus can become master of the bus and tie up the bus. Thus, the throughput available on the PCI bus for a particular transfer and the latency that is involved for that transfer is unknown. PCI bus load fluctuations can result in uncertain and irregular quality of service. Therefore, having a PCI bus as the major input/output bus means that the major input/output bus of present day computer systems does not provide proper support for both isochronous and asynchronous data. If a computer system gives asynchronous data priority or treats isochronous data as asynchronous data, then those functions relying on real time data, such as motion-picture video, may not function satisfactorily. Alternatively, if a computer system prioritizes isochronous data, then the performance of the computer system can suffer since the latency of asynchronous data may become unacceptably long. As computer systems are called on to perform more and more real time activity, such as real time video, it becomes more critical that asynchronous and isochronous data be treated in a manner that prevents problems from occurring in the real time tasks without adversely effecting other aspects of computer performance.
In addition, as the number of functions integrated onto the integrated circuits of computer systems increases, the need for additional integrated circuit package pins also increases. Supporting the host bus, the memory interface, the PCI bus and a graphics interface results in a north bridge integrated circuit having a relatively large number of pins that is relatively unpopulated in terms of the number of transistors on the integrated circuit. The large number of pins requires the integrated circuit to be larger than would otherwise be necessary and therefore increases costs.
It would be desirable therefore, to have a deterministic high speed major interconnect bus providing improved quality of service for both isochronous and asynchronous traffic classes. It would also be desirable to reduce the pressure for additional pins on the integrated circuits making up the computer system.
SUMMARY OF THE INVENTION
Accordingly, an interconnection bus is provided that carries transactions between functions. In one embodiment, a method is provided for reading an indeterminate amount of data across an interconnect bus in a computer system. The method includes sending a read request from a source to a target requesting an indeterminate amount of data and returning a response to the read request that includes available requested data. In addition, the response includes an indication of the amount of the available requested data being returned.
In another embodiment of the invention, a computer system is provided that includes a first integrated circuit including at least a first function connected to the interconnect bus. A command packet builder circuit in the first integrated circuit responds to a request from the first function to perform a read all transaction to a second function by providing a read all request packet. A first transmit circuit coupled to the command packet builder circuit transmits the read all request packet over the interconnect bus. The read all request packet is received by a second integrated circuit connected to the interconnect bus, that includes the second function. A command processing circuit in the second integrated circuit decodes the read all request command received from the interconnect bus as a command to read all available data in a storage area in the second integrated circuit. A response packet builder circuit builds a response that includes an indication of an amount of data in the response. A second transmit circuit transmits the response that includes the indication of the amount of data along with the data.
REFERENCES:
patent: 5307345 (1994-04-01), Lozowick et al.
patent: 5440547 (1995-08-01), Easki et al.
patent: 5450411 (1995-09-01), Heil
patent: 5513177 (1996-04-01), Sakurai et al.
patent: 5621898 (1997-04-01), Wooten
patent: 5640392 (1997-06-01), Hayashi
patent: 5640518 (1997-06-01), Muhich et al.
patent: 5642349 (1997-06-01), Cloonan et al.
patent: 5742847 (1998-04-01), Knoll et al.
patent: 5761430 (1998-06-01), Gross et al.
patent: 5761453 (1998-06-01), Anderson et al.
patent: 5790546 (1998-08-01), Dobbins et al.
patent: 5841771 (1998-11-01), Irwin et al.
patent: 5875190 (1999-02-01), Law
patent: 5884050 (1999-03-01), Wheeler et al.
patent: 5948080 (1999-09-01), Baker
patent: 5956509 (1999-09-01), Kevner
patent: 5974516 (1999-10-01), Qureshi
patent: 5978878 (1999-11-01), Lange
patent: 6011916 (2000-01-01), Moore et al.
patent: 6026092 (2000-02-01), Abu-Amara et al.
patent: 6092141 (2000-07-01), Lange
patent: 6122279 (2000-09-01), Milway et al.
patent: 6145045 (2000-11-01), Falik et al.
patent: 6167471 (2000-12-01), Liu et al.
patent: 6233637 (2001-05-01), Smyers et al.
patent: 6260083 (2001-07-01), Moore et al.
patent: 6272131 (2001-08-01), Ofek
patent: 6272563 (2001-08-01), Ajanovic et al.
patent: 6289390 (2001-09-01), Kavner
patent: 2001/0014102 (2001-08-01), Mattingly et al.
Advanced Micro Devices , Inc.
Elamin Abdelmoniem
Gaffin Jeffrey
Zagorin O'Brien & Graham LLP
LandOfFree
Packet protocol for reading an indeterminate number of data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet protocol for reading an indeterminate number of data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet protocol for reading an indeterminate number of data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2864012