Packet processing switch and methods of operation thereof

Details Packet processing switch and methods of operation thereof Packet processing switch and methods of operation thereof

2006-03-31

2010-06-15

Tsai, Henry W. H. (Department: 2184)

Electrical computers and digital data processing systems: input/

Input/output data processing

Frame forming

C714S004110

Reexamination Certificate

active

07739424

ABSTRACT:
A packet processing integrated circuit chip includes a plurality of input ports configured to receive packets from respective external sources and a plurality of output ports configured to transmit packets to respective external recipients. The chip further includes a packet processor configurable to extract data from payloads of the received packets, to process the extracted data to produce new packets with payloads having formats compatible with data structures of the external recipients, and to convey the new packets to the output ports. The chip may further include a packet switching fabric configured to route selected packets from the input ports to selected ones of the output ports without payload modification.

REFERENCES:
patent: 4473880 (1984-09-01), Budde et al.
patent: 4932028 (1990-06-01), Katircioglu et al.
patent: 4987529 (1991-01-01), Craft et al.
patent: 4991171 (1991-02-01), Teraslinna
patent: 5229991 (1993-07-01), Turner
patent: 5276684 (1994-01-01), Pearson
patent: 5305311 (1994-04-01), Lyles
patent: 5440546 (1995-08-01), Bianchini, Jr.
patent: 5710549 (1998-01-01), Horst et al.
patent: 5764927 (1998-06-01), Murphy et al.
patent: 5999981 (1999-12-01), Willenz
patent: 6044085 (2000-03-01), Horlander
patent: 6098110 (2000-08-01), Witkowski et al.
patent: 6134229 (2000-10-01), Schwaller et al.
patent: 6377782 (2002-04-01), Bishop et al.
patent: 6389479 (2002-05-01), Boucher et al.
patent: 6598179 (2003-07-01), Chirashnya et al.
patent: 6625121 (2003-09-01), Lau et al.
patent: 6633578 (2003-10-01), Matsumaru et al.
patent: 6661788 (2003-12-01), Angle et al.
patent: 6662339 (2003-12-01), Laneman et al.
patent: 6675325 (2004-01-01), Garney et al.
patent: 6678279 (2004-01-01), Meredith
patent: 6804237 (2004-10-01), Luo
patent: 6882649 (2005-04-01), Gura et al.
patent: 6937133 (2005-08-01), Johnson et al.
patent: 6954463 (2005-10-01), Ma et al.
patent: 6954811 (2005-10-01), Vishnu
patent: 6963576 (2005-11-01), Lee
patent: 6975651 (2005-12-01), Ono et al.
patent: 6988177 (2006-01-01), Sokol
patent: 7006501 (2006-02-01), Gura et al.
patent: 7020161 (2006-03-01), Eberle et al.
patent: 7023840 (2006-04-01), Golla et al.
patent: 7027443 (2006-04-01), Nichols
patent: 7058789 (2006-06-01), Henderson et al.
patent: 7106742 (2006-09-01), Frisch et al.
patent: 7224671 (2007-05-01), Lee et al.
patent: 7260120 (2007-08-01), Kang et al.
patent: 7274705 (2007-09-01), Chang et al.
patent: 2001/0014105 (2001-08-01), Tezuka et al.
patent: 2001/0020266 (2001-09-01), Kojima et al.
patent: 2002/0085550 (2002-07-01), Rhodes
patent: 2002/0141256 (2002-10-01), Barri et al.
patent: 2003/0110206 (2003-06-01), Osokine
patent: 2003/0147394 (2003-08-01), Jennings et al.
patent: 2004/0114587 (2004-06-01), Huang et al.
patent: 2004/0153835 (2004-08-01), Song et al.
patent: 2004/0184466 (2004-09-01), Chang et al.
patent: 2005/0058127 (2005-03-01), Munter et al.
patent: 2005/0111434 (2005-05-01), Halen
patent: 2005/0232201 (2005-10-01), Bysted et al.
patent: 2005/0249244 (2005-11-01), McNamara et al.
patent: 2006/0007885 (2006-01-01), Pollack et al.
patent: 2006/0050738 (2006-03-01), Carr et al.
patent: 2006/0075311 (2006-04-01), Ranjan et al.
patent: 2006/0128436 (2006-06-01), Doi et al.
patent: 2006/0248377 (2006-11-01), Tezcan et al.
patent: 2006/0251069 (2006-11-01), Cathey et al.
patent: 2007/0072646 (2007-03-01), Kuwahara et al.
patent: 2007/0124554 (2007-05-01), Allen et al.
patent: 2007/0242599 (2007-10-01), Gorday et al.
patent: 2008/0219235 (2008-09-01), Ma et al.
patent: 2008/0228871 (2008-09-01), Sano
patent: 2008/0275872 (2008-11-01), Venkatachary et al.
patent: 2008/0298492 (2008-12-01), Hwang et al.
patent: WO 02/39667 (2002-05-01), None
RFC: 791, DARPA Internet Program Protocol Specification, Sep. 1981, Information Science Institute.
802.11 standard, Aug. 21, 2002, http://wlan.nat.sdu.dk/802—11standard.htm.
History of the I2C Bus, Circa 2000, ESAcademy.
RapidIO: An Embedded System Component Network Architecture, Feb. 22, 2000, Motorola.
International Search Report, PCT/US2006/013767, Jul. 31, 2006.
“Solano Communications IC: A High-Throughput Solution for 3G Wireless and Broadband Base Stations,” Spectrum Wireless Systems, Admitted Prior Art, 4 pages.
“Tsi568A: Serial RapidIO Switch,” Tundra Semiconductor Corp., Printed From Internet Feb. 17, 2005, 4 pages.
“RapdiIO: An Embedded System Component Network Architecture,” Architecture and Systems Platforms, Motorola Semiconductor Product Sector, Feb. 22, 2000, 25 pages.
“Cisco MDS 9020 Fabric Switch Configuration Guide and Command Reference, Release 2.x,” pp. 10-1 through 10-4, Cisco Systems, Inc., Jun. 2005.
“RapidlO Interconnect Specification, Part 8, Error Management, Extensions Specification,” RapidlO Trade Association, Jun. 2005.
Sekanina et al., “Theory and Applications of Evolvable Embedded Systems, ”Proceedings of the 11thIEEE International Conference and Workshop on the Engineering of Computer-Based Systems (ECBS'04), 2004.
Tezcan et al., “Achieving modular wireless infrastructure design: A compelling look at benefits supporting connectivity amongst DSPs, FPGAs, or ASICs,” OpenSystems Publishing, Sep. 22, 2006, available at http://www.dsp-fpga.com/articles/tezcan—and—beane.
Tezcan et al., “How to achieve low-cost, reusable wireless infrastructure through modular baseband design,” Wireless Net DesignLine, Aug. 8, 2006, available at http://www.wirelessnetdesignline.com.
Tezcan et al., “Modular baseband design — Enabling a low-cost reusable wireless infrastructure (Part I),” Portable Design Online Article, Feb. 15, 2007, previously available at http://pd.pennnet.com.
Tezcan et al., “Modular baseband design — Enabling a low-cost reusable wireless infrastructure (Part II),” Portable Design Online Article, Feb. 15, 2007, previously available at http://pd/pennnet.com.
Welcher, Peter, “Configuring SNMP on Switches, and Syslog,” Jun. 24, 1999.

Affiliated with

Also associated with

Rating

Packet processing switch and methods of operation thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet processing switch and methods of operation thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet processing switch and methods of operation thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4157945