Packet processing device processing input packet data in a...

Details Packet processing device processing input packet data in a... Packet processing device processing input packet data in a...

2006-08-08

2006-08-08

Pan, Daniel H. (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Processing control for data transfer

C712S025000

Reexamination Certificate

active

07089407

ABSTRACT:
A packet processing device which can reserve a calculation time for each instruction procedure execution unit independent of the data length of a packet by sequentially selecting an instruction procedure execution unit by a selection signal generation unit and performing a calculation on each packet when packets are consecutively input to a packet access unit is disclosed.

REFERENCES:
patent: 4071706 (1978-01-01), Warren
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4710867 (1987-12-01), Watanabe
patent: 4760545 (1988-07-01), Inagami et al.
patent: 5630154 (1997-05-01), Bolstad et al.
patent: 6160814 (2000-12-01), Ren et al.
patent: 6401194 (2002-06-01), Nguyen et al.
patent: 11317783 (1999-11-01), None

Affiliated with

Also associated with

Rating

Packet processing device processing input packet data in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet processing device processing input packet data in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet processing device processing input packet data in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3715884