Packet data placement in a processor cache

Details Packet data placement in a processor cache Packet data placement in a processor cache

2008-07-22

2008-07-22

Kim, Matthew (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

Reexamination Certificate

active

07404040

ABSTRACT:
Packet data received by a network controller is parsed and at least a portion of a received packet is stored by the network controller in both a host memory of a system and also in a cache memory of the central processing unit of the system. Other embodiments are described and claimed.

REFERENCES:
patent: 5398245 (1995-03-01), Harriman, Jr.
patent: 6247060 (2001-06-01), Boucher et al.
patent: 6625689 (2003-09-01), Narad et al.
patent: 6658480 (2003-12-01), Boucher et al.
patent: 2001/0037397 (2001-11-01), Boucher et al.
patent: 2002/0073216 (2002-06-01), Gaur
patent: 2003/0095559 (2003-05-01), Sano et al.
patent: 2005/0204058 (2005-09-01), Philbrick et al.
patent: 2006/0064508 (2006-03-01), Panwar et al.
patent: 2006/0104303 (2006-05-01), Makineni et al.
Wikipedia, “OSI Model”, [online], updated Dec. 5, 2004, [retrieved on Dec. 5, 2004], downloaded from the Internet at <URL: http://en.wikipedia.org/wiki/OSI—model>, 4 pp.

Affiliated with

Also associated with

Rating

Packet data placement in a processor cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet data placement in a processor cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet data placement in a processor cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2769302