Electrical computers and digital data processing systems: input/ – Input/output data processing – Data transfer specifying
Reexamination Certificate
2007-11-13
2007-11-13
Chen, Alan S. (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Data transfer specifying
C710S023000, C710S028000, C710S029000
Reexamination Certificate
active
10680660
ABSTRACT:
A memory controller for a wireless communication system comprises a packet buffer write system and a packet buffer read system. The packet buffer write system places packets including packet header and packet data into a packet buffer. The packet buffer read system removes packets including a packet header and packet data from a packet buffer. The packet buffer is arranged into a plurality of packet buffer memory slots, each slot comprising a descriptor status array location including an availability bit set to “used” or “free”, and a packet buffer memory location comprising a descriptor memory slot and a data segment memory slot. The descriptor memory slot includes header information for each packet, and the data segment memory slot includes packet data. The memory controller operates on one or more queues of data, and data is placed into a particular queue in packet memory determined by priority information derived from incoming packet header or packet data. Data is removed from packet memory based on which queue the data may be found in. The queues are based on a priority system, where one queue receives priority over another queue for data reception and transmission.
REFERENCES:
patent: 4849968 (1989-07-01), Turner
patent: 4864560 (1989-09-01), Quinquis et al.
patent: 5016248 (1991-05-01), Kudoh
patent: 5633865 (1997-05-01), Short
patent: 5797043 (1998-08-01), Lewis et al.
patent: 5933654 (1999-08-01), Galdun et al.
patent: 6021132 (2000-02-01), Muller et al.
patent: 6338102 (2002-01-01), Garrett et al.
patent: 6343072 (2002-01-01), Bechtolsheim et al.
patent: 6647438 (2003-11-01), Connor et al.
Rao Satya
Venkatesh Narasimhan
Chen Alan S.
Chesavage Jay A.
File-EE-Patents.com
Redpine Signals, Inc.
LandOfFree
Packet buffer management apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet buffer management apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet buffer management apparatus and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3828931