Packet assembly

Details Packet assembly Packet assembly

2007-02-27

2007-02-27

Bragdon, Reginald (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S100000, C711S154000, C711S170000

Reexamination Certificate

active

10742189

ABSTRACT:
In general, in one aspect, the disclosure describes a method of assembling a packet in memory. The method includes reading data included in a first segment of a packet divided into multiple segments and issuing a command to a memory controller that causes the memory controller to shift and write a subset of the read data to a memory coupled to the memory controller. The method also includes saving the remainder of the read data as a first residue, retrieving data included in a second segment of the packet, and writing at least a portion of the retrieved data and the first residue to the memory.

REFERENCES:
patent: 5675797 (1997-10-01), Chung et al.
patent: 5898841 (1999-04-01), Higgins
patent: 6065070 (2000-05-01), Johnson
patent: 6145017 (2000-11-01), Ghaffari
patent: 6185633 (2001-02-01), Johnson
patent: 6501757 (2002-12-01), Kamaraj et al.
patent: 6728254 (2004-04-01), Stacey et al.
patent: 6820186 (2004-11-01), Webber et al.
patent: 2001/0030976 (2001-10-01), Turner
patent: 2003/0101426 (2003-05-01), Sarkinen et al.
patent: 2003/0145155 (2003-07-01), Wolrich et al.
patent: 2003/0147409 (2003-08-01), Wolrich et al.
patent: 2003/0172243 (2003-09-01), Ripley
patent: 2003/0191866 (2003-10-01), Wolrich et al.
patent: 2003/0227925 (2003-12-01), Matsuo et al.
patent: 2003/0235194 (2003-12-01), Morrison
patent: 2004/0004964 (2004-01-01), Lakshmanaurthy et al.
patent: 2004/0085897 (2004-05-01), Jacobi et al.
Intel IXP1200 Network Processor Family, Hardware Reference Manual, Aug. 2001, Part No. 278303-008, chapters 2, 7, 8.
Adiletta: The Next Generation of Intel IXP Network Processors, Intel Tech Journal vol. 6, Iss. 3, Aug. 15, 2002 ISSN: 1535766X, 15 pages.
Tanenbaum: Languages, Levels, and Virtual Machines (pp. 5 & 8) from Strucutred Computer Organization 4th Ed. Prentice Hall, Upper Saddle River, NY 07458.
Application No.: 10/741,298, filed Dec. 18, 2003, inventor: Chandra Office Acion dated May 22, 2006.

Affiliated with

Also associated with

Rating

Packet assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet assembly will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3893706