Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Portion of housing of specific materials
Reexamination Certificate
2006-10-27
2010-11-09
Jackson, Jr., Jerome (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Portion of housing of specific materials
C257S698000, C257S700000, C257S712000, C257S713000, C257S720000, C257S758000, C257SE23005, C257SE23006
Reexamination Certificate
active
07830004
ABSTRACT:
A semiconductor packaging structure is provided. The structure includes a base layer comprising alloy42; die attached on a first side of the base layer; and an interconnect structure on the die, wherein the interconnect structure comprises vias and conductive lines connected to the die.
REFERENCES:
patent: 6351031 (2002-02-01), Iijima et al.
patent: 6428942 (2002-08-01), Jiang et al.
patent: 6744135 (2004-06-01), Hasebe et al.
patent: 6787902 (2004-09-01), Survakumar
patent: 7400037 (2008-07-01), Yang et al.
patent: 7514767 (2009-04-01), Yang
patent: 2003/0122243 (2003-07-01), Lee et al.
patent: 2004/0173901 (2004-09-01), Mallik et al.
patent: 2004/0188825 (2004-09-01), Survakumar
patent: 2004/0214373 (2004-10-01), Jiang et al.
patent: 2006/0043568 (2006-03-01), Abe et al.
Chen Yu
Jackson, Jr. Jerome
Slater & Matsil L.L.P.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Packaging with base layers comprising alloy 42 does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packaging with base layers comprising alloy 42, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packaging with base layers comprising alloy 42 will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4246541