Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Patent
1996-09-19
1998-09-15
Saadat, Mahshid D.
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
257701, 257702, 257703, 257705, 257706, H01L 23053, H01L 2312, H01L 2314, H01L 2306
Patent
active
058083588
ABSTRACT:
A method for soldering a first component having a metal surface to a second component having a metal surface includes holding the metal surface of the first component in a position above a placement area on the metal surface of the second component to establish a gap between the surfaces. The method further includes reflowing solder within the gap.
A structure including a thermally conductive baseplate, an electrical insulator attached to the baseplate, and a metallic shield mounted on the insulator. The structure also includes an integrated power device having a power-dissipating electronic device, and a first metal layer connected to the shield through a solder joint. A substrate includes an aperture, and the integrated power device is mounted with the power-dissipating device sitting within the aperture. The substrate also includes a conductive run electrically connected to a second metal layer of the integrated power device.
A method for use in making a package for electrical circuits includes attaching an electrical insulator within a recess of a first metallic component. The method also includes registering a second metallic component within the recess using a template tool and bonding the second metallic component to the insulator. A third component is soldered to the second metallic component.
A structure including an electrical conductor and a sheet of conductive material including a punt soldered to the electrical conductor.
REFERENCES:
patent: 3071854 (1963-01-01), Pighini
patent: 3429040 (1969-02-01), Miller
patent: 3621338 (1971-11-01), Rogers et al.
patent: 3683241 (1972-08-01), Duncan
patent: 3737729 (1973-06-01), Carney
patent: 4218724 (1980-08-01), Kaufman
patent: 4278990 (1981-07-01), Fichot
patent: 4400762 (1983-08-01), Bartley et al.
patent: 4417296 (1983-11-01), Schelhorn
patent: 4531145 (1985-07-01), Wiech, Jr.
patent: 4551746 (1985-11-01), Gilbert et al.
patent: 4551747 (1985-11-01), Gilbert et al.
patent: 4650107 (1987-03-01), Keser
patent: 4724283 (1988-02-01), Shimada et al.
patent: 4740414 (1988-04-01), Shaheen
patent: 4750089 (1988-06-01), Derryberry et al.
patent: 4769525 (1988-09-01), Leatham
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 4783697 (1988-11-01), Benenati et al.
patent: 4793543 (1988-12-01), Gainey et al.
patent: 4847136 (1989-07-01), Lo
patent: 4872081 (1989-10-01), Murphy et al.
patent: 4879630 (1989-11-01), Boucard et al.
patent: 4918811 (1990-04-01), Eichelberger et al.
patent: 4953005 (1990-08-01), Carlson et al.
patent: 4985097 (1991-01-01), Matsumura et al.
patent: 4994215 (1991-02-01), Wiech, Jr.
patent: 4996116 (1991-02-01), Webster et al.
patent: 5006673 (1991-04-01), Freyman et al.
patent: 5019941 (1991-05-01), Craft
patent: 5019946 (1991-05-01), Eichelberger et al.
patent: 5028987 (1991-07-01), Neugebauer et al.
patent: 5176309 (1993-01-01), Horiguchi et al.
patent: 5216279 (1993-06-01), Nakao
patent: 5271548 (1993-12-01), Maiwald
patent: 5280850 (1994-01-01), Horiguchi et al.
patent: 5296735 (1994-03-01), Fukunage
patent: 5324890 (1994-06-01), Lawlyes
patent: 5328751 (1994-07-01), Komorita et al.
patent: 5365403 (1994-11-01), Vinciarelli et al.
patent: 5372295 (1994-12-01), Abe et al.
patent: 5447267 (1995-09-01), Sakai et al.
Direct Metal Bonding, 08/336,994, Filed Nov. 10, 1994, John R. Saxelbey Jr. et al.
Gates and Yokoro, Sealed Chip-On Board Circuit Protection:, 3rd International SAMPE Electronics Conference, Jun. 20-22, 1989, pp. 929-938.
Andrus Lance L.
Belland Robert E.
Ead George J.
Finnemore Fred M.
Vinciarelli Patrizio
Clark Jhihan B.
Saadat Mahshid D.
VLT Corporation
LandOfFree
Packaging electrical circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packaging electrical circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packaging electrical circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-91451