Packaged microchip with isolation

Details Packaged microchip with isolation Packaged microchip with isolation

2002-09-04

2004-07-27

Chambliss, Alonzo (Department: 2827)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

Portion of housing of specific materials

C257S773000, C257S783000, C361S757000, C361S758000, C361S807000

Reexamination Certificate

active

06768196

ABSTRACT:

FIELD OF THE INVENTION
The invention generally relates microchips and, more particularly, the invention relates packaging techniques for microchips
BACKGROUND OF THE INVENTION
Microelectromechanical systems (“MEMS”) are used in a growing number of applications. For example, MEMS currently are implemented as gyroscopes to detect pitch angles of airplanes, and as accelerometers to selectively deploy air bags in automobiles. In simplified terms, such MEMS devices typically have a structure suspended above a substrate, and associated electronics that both senses movement of the suspended structure and delivers the sensed movement data to one or more external devices (e.g., an external computer). The external device processes the sensed data to calculate the property being measured (e.g., pitch angle or acceleration).
The associated electronics, substrate, and movable structure typically are formed on one or more dies (referred to herein simply as a “die”) that are secured within a package. For example, the package, which typically hermetically seals the die, may be produced from ceramic or plastic. The package includes interconnects that permit the electronics to transmit the movement data to the external devices. To secure the die to the package interior, the bottom surface of the die commonly is bonded (e.g., with an adhesive or solder) to an internal surface (e.g., a die attach pad) of the package. Accordingly, substantially all of the area of the bottom die surface is bonded to the internal surface the package.
Problems can arise, however, when the temperatures of the two surfaces change. In particular, because both surfaces typically have different coefficients of thermal expansion, the package can apply a mechanical stress to the substrate of the die. This stress (referred to in the art as “linear stress,” which, in this case, is thermally induced) undesirably can bend or flex the substrate to an unknown curvature. Substrate bending or flexing consequently can affect movement of the die structures and the functioning of the electronics, thus causing the output data representing the property being measured (e.g., acceleration) to be erroneous. In a similar manner, mechanically induced linear or torsional stress applied to the package also can be translated to the die, thus causing the same undesirable effects.
SUMMARY OF THE INVENTION
In accordance with one aspect of the invention, a packaged microchip has a stress sensitive microchip having a microchip coefficient of thermal expansion, a package having a package coefficient of thermal expansion, and an isolator having an isolator coefficient of thermal expansion. The isolator is connected between the stress sensitive microchip and the package. In accordance with illustrative embodiments, the microchip coefficient of thermal expansion is closer to the isolator coefficient of thermal expansion than it is to the package coefficient of thermal expansion.
In some embodiments, the difference between the microchip coefficient of thermal expansion and the isolator coefficient of thermal expansion is smaller than the difference between the microchip coefficient of thermal expansion and the package coefficient of thermal expansion. Moreover, the stress sensitive microchip may be a MEMS device, where the stress sensitive microchip includes a movable structure suspended above a substrate having a substrate coefficient of thermal expansion. In such case, the microchip coefficient of thermal expansion may be a function of the substrate coefficient of thermal expansion.
The stress sensitive microchip illustratively has a microchip surface, while the isolator also has an isolator surface. The isolator surface may both face and be connected to the microchip surface. The isolator surface illustratively is connected to no more than a portion of the microchip surface. In other embodiments, the package has a package surface, and a portion of the package surface is connected the isolator. The package surface area is greater than the isolator surface area. Among other materials, the package comprises a ceramic material. The packaged microchip also may include a stress absorbing material that secures the isolator to the package.
In accordance with another aspect of the invention, a sensor has a die comprising a movable structure suspended from a substrate having a substrate coefficient of thermal expansion, an isolator having an isolator coefficient of thermal expansion, and a package forming an inner cavity that contains the die. The package also has a package coefficient of thermal expansion The isolator is connected between the substrate and the package. The substrate coefficient of thermal expansion illustratively is closer to the isolator coefficient of thermal expansion than it is to the package coefficient of thermal expansion.
In some embodiments, the sensor also has a lid that is secured to the package. The lid encloses the inner cavity. The sensor also may include a stress absorbing material that secures the isolator to the package. Moreover, the inner cavity of the package may have a cavity surface, while the substrate may have a substrate surface. The isolator thus forms a space between a portion of the substrate surface and a portion of the cavity surface. Among other things, the die may be one of a gyroscope, an accelerometer, or other type of MEMS device.


REFERENCES:
patent: 4710744 (1987-12-01), Wamstad
patent: 4740410 (1988-04-01), Muller et al.
patent: 4800758 (1989-01-01), Knecht et al.
patent: 4872047 (1989-10-01), Fister et al.
patent: 4918032 (1990-04-01), Jain et al.
patent: 4948757 (1990-08-01), Jain et al.
patent: 5105258 (1992-04-01), Silvis et al.
patent: 5207102 (1993-05-01), Takahashi et al.
patent: 5273939 (1993-12-01), Becker et al.
patent: 5315155 (1994-05-01), O'Donnelly et al.
patent: 5336928 (1994-08-01), Neugebauer, deceased et al.
patent: 5468999 (1995-11-01), Lin et al.
patent: 5515732 (1996-05-01), Willcox et al.
patent: 5945605 (1999-08-01), Julian et al.
The Electronic Packaging Handbook, CRC Press LLC, pp. 2-3, 7-1, 7-3, 7-12, A-9, and A-11, 2000.
Advanced Electronic Packaging With Emphasis on Multichip Modules, Institute of Electrical and Electronics Engineers, Inc., pp. 4, 8, 568, 1999.
Microelectronics Packaging Handbook Semiconductor Packaging Part II, Second Edition, Chapman & Hall, pp. 11-12, 1997.
Handbook of Electronic Package Design, Marcel Dekker, Inc., pp. 173, 179, 196, 210, 736, 744, 821, and 832, 1991.
Mikromechanik, Springer Verlang A.G., pp. 470-476, 1989, With translation.

Affiliated with

Also associated with

Rating

Packaged microchip with isolation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packaged microchip with isolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packaged microchip with isolation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3198054