Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Patent
1997-08-05
1999-05-18
Picardat, Kevin M.
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
438121, H01L21/44
Patent
active
059044993
ABSTRACT:
An electronic packaging module for bonding of power semiconductor devices is produced. The semiconductor device is mounted on a base, and enclosed by a frame and lid. The lid is an insulating substrate having a conductive pattern with protuberances on the conductive pattern of the substrate. The protuberances are of a soft, ductile metal capable of being metallurgically bonded to the metallization pads of semiconductor devices. The metal protuberances are bonded to the semiconductor device joining it to the lid, and through the conductive pattern of the lid connecting the device to the input/output contacts of the package.
REFERENCES:
patent: 4614194 (1986-09-01), Jones et al.
patent: 4814295 (1989-03-01), Mehta
patent: 4874721 (1989-10-01), Kimura et al.
patent: 4919728 (1990-04-01), Rai et al.
patent: 5111278 (1992-05-01), Eichelberger
patent: 5156997 (1992-10-01), Kumar et al.
patent: 5166773 (1992-11-01), Temple et al.
patent: 5216278 (1993-06-01), Lin et al.
patent: 5250469 (1993-10-01), Tanaka et al.
patent: 5252519 (1993-10-01), Nakatani et al.
patent: 5265321 (1993-11-01), Nelson et al.
patent: 5346857 (1994-09-01), Scharr et al.
patent: 5361491 (1994-11-01), Oomachi et al.
patent: 5410451 (1995-04-01), Hawthorne et al.
patent: 5476818 (1995-12-01), Yanof et al.
patent: 5672545 (1997-09-01), Trautt et al.
patent: 5712192 (1998-01-01), Lewis et al.
Yamamoto, Sugimoto, Miyake & Blankenhorn, Evaluation of New Micro-Connection System Using Microbumps, Microcircuits & Electronic Packaging, 15, 259-271 (1994).
Mathew, Kovac, Martinez & DiStefano, Area Array Packaging Advanced Packaging, Jul./Aug., 91-94 (1994).
DeHaven & Dietz, Controlled Collapse Chip Connection (C4) --An Enabling Technology, Proc. 1994 IEEE 44th Electronic Comp. & Tech. Conf., IEEE, Piscataway, NJ (1994).
R. Tummula & E. Rymaszewski, Microelectronics Packaging Handbook Van Nostrand Reinhold, NY 363-380 (1989).
Balderas, Lynch & Yacavonis, Heat Dissipation From IC Chips Through Module Package, IBM Tech. Disclosure Bull. 19 (11) 4165-6 (Apr. 1977.
McCormack John F.
Picardat Kevin M.
LandOfFree
Package for power semiconductor chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Package for power semiconductor chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Package for power semiconductor chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1755317