Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate
2001-05-16
2003-06-24
Lee, Michael G. (Department: 2876)
Electronic digital logic circuitry
Interface
Supply voltage level shifting
C326S068000, C326S081000, C326S086000
Reexamination Certificate
active
06583646
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to the field of integrated circuits, and more specifically, to improving the interfacing of integrated circuit in a mixed-voltage environment.
The integrated circuit business and semiconductor industry are continually driven to reduce cost, reduce power, and improve performance. The integrated circuit products include microprocessors, memories, programmable logic, programmable controllers, application specific integrated circuits, and many other types of integrated circuits. Price reduction is strongly driven by migrating products to scaled processes, which reduce die sizes and increase yields. Power reduction has been achieved by circuit design techniques, power management schemes, and parasitic scaling, among other factors. Performance improvement has resulted from design techniques, process enhancements, and parasitic scaling, among other factors.
Process technology is improving. Resulting from the continual scaling and shrinking of device geometries, device sizes and dimensions require the operating voltages to be scaled. Operating voltages have been scaled down from 5 volts to 3.3 volts. This has resulted in the need for mixed-voltage-mode systems. That is, integrated circuits will need to interface with various operating voltages. And, further reductions are expected in the future. This industry provides products and printed circuit boards (PCBs) that utilize both 3.3-volt and 5-volt integrated circuits and devices. It is expected that there may be a considerable transition period for the standard power supply to switch from one voltage level to a lower voltage level.
Process scaling is the dominant method of reducing the die cost. The cost is achieved by receiving higher yields associated with smaller die sizes. Presently, power supply voltages are being reduced as the scaling progresses towards device dimensions that necessitate the reduction of voltage differences across these dimensions.
All manufacturers have not switched over to the lower power supply, simultaneously. Thus the scaling of the operating voltage has resulted in creating a multiple voltage mode industry. Integrated circuit companies must provide products capable of addressing the needs during this intermediate phase before the industry transitions to a single lower power supply voltage. It is expected that this industry will require some time to successfully transition over to the lower power supply.
As can be seen, an improved technique of fabricating, and operating integrated circuits is needed to meet these demands. These integrated circuits should interact with devices that are designed to operate at either the standard or the new lower power supply. The integrated circuit should also provide a cost reduction path to customers that continue to design 5-volt-only systems. Integrated circuits should provide the manufacturer with the flexibility to chose the market to support with a minimum cost and the shortest time to market.
SUMMARY OF THE INVENTION
The present invention is a technique of interfacing an integrated circuit in a mixed-voltage mode environment. In particular, an input/output driver or buffer of the present invention may interface directly with a voltage at a pad which is above the supply voltage for the input/output driver. This may be referred to as an “overvoltage condition.” For example, if the supply voltage is 3.3 volts, a 5-volt signal may be provided at the pad of the input/output driver. The input/output driver of the present invention will tolerate this voltage level and prevent leakage current paths when used as an input. The present invention may also be used in a scheme where there is separated noisy and quiet supplies. For example, there may be a noisy power supply and quiet power supply. An I/O driver may be coupled to the noisy supply, and the core would be coupled to the quiet supply. This provides some isolation of noise at the I/O driver from coupling to internal circuitry. In an embodiment, a well-bias generator and level corrector are included in the output driver circuitry to prevent leakage current paths. This will improve the performance, reliability, and longevity of the integrated circuit.
More specifically, the present invention is a high-voltage-tolerant interface circuit for an integrated circuit includes a first pull-up device coupled between a first supply voltage and an I/O pad. A second pull-up device is coupled between a second supply voltage and a first control electrode of the first pull-up device. And a third pull-up device is coupled between the second supply voltage and a second control electrode of the second pull-up device. A third control electrode of the third pull-up device is coupled to the first control electrode, and a body electrode of the second pull-up device is coupled to a body electrode of the third pull-up device.
Other objects, features, and advantages of the present invention will become apparent upon consideration of the following detailed description and the accompanying drawings, in which like reference designations represent like features throughout the figures.
REFERENCES:
patent: 4080539 (1978-03-01), Stewart
patent: 4090236 (1978-05-01), Bennett et al.
patent: 4317181 (1982-02-01), Teza et al.
patent: 4361873 (1982-11-01), Harper et al.
patent: 4503494 (1985-03-01), Hamilton et al.
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4675557 (1987-06-01), Huntington
patent: 4677318 (1987-06-01), Veenstra
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4837460 (1989-06-01), Uchida
patent: 4857763 (1989-08-01), Sakurai et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4901283 (1990-02-01), Hanbury et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4959561 (1990-09-01), McDermott et al.
patent: 5004936 (1991-04-01), Andresen
patent: 5032742 (1991-07-01), Zanders
patent: 5041964 (1991-08-01), Cole et al.
patent: 5045772 (1991-09-01), Nishiwaki et al.
patent: 5066873 (1991-11-01), Chan et al.
patent: 5121006 (1992-06-01), Pedersen et al.
patent: 5132555 (1992-07-01), Takahashi
patent: 5144167 (1992-09-01), McClintock
patent: 5151619 (1992-09-01), Austin et al.
patent: 5160855 (1992-11-01), Dobberpuhl
patent: 5162680 (1992-11-01), Norman et al.
patent: 5222044 (1993-06-01), Tsujimoto
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 4617479 (1993-09-01), Hartmann et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5272393 (1993-12-01), Horiguchi et al.
patent: 5274828 (1993-12-01), McAdams
patent: 5300832 (1994-04-01), Rogers
patent: 5300835 (1994-04-01), Assar et al.
patent: 5309399 (1994-05-01), Murotani
patent: 5315172 (1994-05-01), Reddy
patent: 5331219 (1994-07-01), Nakamura
patent: 5336986 (1994-08-01), Allman
patent: 5350954 (1994-09-01), Patel
patent: 5359243 (1994-10-01), Norman
patent: 5381062 (1995-01-01), Morris
patent: 5396128 (1995-03-01), Dunning et al.
patent: 5399920 (1995-03-01), Van Tran
patent: 5402375 (1995-03-01), Horiguchi et al.
patent: 5414312 (1995-05-01), Wong
patent: 5416661 (1995-05-01), Furuta
patent: 5418476 (1995-05-01), Strauss
patent: 5432467 (1995-07-01), Reddy
patent: 5436575 (1995-07-01), Pedersen et al.
patent: 5442277 (1995-08-01), Mori et al.
patent: 5444397 (1995-08-01), Wong et al.
patent: 5450025 (1995-09-01), Shay
patent: 5451889 (1995-09-01), Heim et al.
patent: 5453705 (1995-09-01), Ataliah et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5455526 (1995-10-01), Runas
patent: 5467031 (1995-11-01), Nguyen et al.
patent: 5488326 (1996-01-01), Shiraishi et al.
patent: 5508653 (1996-04-01), Chu et al.
patent: 5521530 (1996-05-01), Yao et al.
patent: 5528548 (1996-06-01), Horiguchi et al.
patent: 5530392 (1996-06-01), Runas et al.
patent: 5532621 (1996-07-01), Kobayashi et al.
patent: 5543733 (1996-08-01), Mattos et al.
patent: 5546019 (1996-08-01), Liao
patent: 5548228 (1996-08-01), Madurawe
patent: 5559464 (1996-09-01), Orii et al.
patent: 5570043 (1996-10-01), Church
Patel Rakesh H.
Turner John E.
Wong Wilson
Altera Corporation
Lee Michael G.
Paik Steven S.
LandOfFree
Overvoltage-tolerant interface for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Overvoltage-tolerant interface for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Overvoltage-tolerant interface for integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3086300