Overvoltage-tolerant interface for integrated circuits

Details Overvoltage-tolerant interface for integrated circuits Overvoltage-tolerant interface for integrated circuits

1997-05-27

2000-11-14

Santamauro, Jon

Electronic digital logic circuitry

Interface

Supply voltage level shifting

326 86, H03K 190185

Patent

active

061475114

ABSTRACT:
An input/output driver for interfacing directly with a voltage at a pad (820) which is above a supply voltage (817) for the input/output driver. This may be referred to as an "overvoltage condition. " For example, if the supply voltage is 3.3 volts, a 5-volt signal may be provided at the pad of the input/output driver. The input/output driver will tolerate this voltage level and prevent leakage current paths. This will improve the performance, reliability, and longevity of the integrated circuit. The input/output driver includes a well-bias generator (1002) for preventing leakage current paths.

REFERENCES:
patent: 4090236 (1978-05-01), Bennett et al.
patent: 4317181 (1982-02-01), Teza et al.
patent: 4361873 (1982-11-01), Harper et al.
patent: 4503494 (1985-03-01), Hamilton et al.
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4677318 (1987-06-01), Veenstra et al.
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4837460 (1989-06-01), Uchida
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4901283 (1990-02-01), Hanbury et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 5004936 (1991-04-01), Andresen
patent: 5032742 (1991-07-01), Zanders
patent: 5041964 (1991-08-01), Cole et al.
patent: 5045772 (1991-09-01), Nishiwaki et al.
patent: 5066873 (1991-11-01), Chan et al.
patent: 5121006 (1992-06-01), Pedersen et al.
patent: 5132555 (1992-07-01), Takahashi
patent: 5144167 (1992-09-01), McClintock
patent: 5151619 (1992-09-01), Austin et al.
patent: 5160855 (1992-11-01), Dobberpuhl
patent: 5162680 (1992-11-01), Norman et al.
patent: 5222044 (1993-06-01), Tsujimoto
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5272393 (1993-12-01), Horiguchi et al.
patent: 5274828 (1993-12-01), McAdams
patent: 5309399 (1994-05-01), Murotani
patent: 5315172 (1994-05-01), Reddy
patent: 5331219 (1994-07-01), Nakamura
patent: 5336986 (1994-08-01), Allman
patent: 5350954 (1994-09-01), Patel et al.
patent: 5359243 (1994-10-01), Norman
patent: 5402375 (1995-03-01), Horiguchi et al.
patent: 5414312 (1995-05-01), Wong
patent: 5416661 (1995-05-01), Furuta
patent: 5417476 (1995-05-01), Strauss
patent: 5432467 (1995-07-01), Reddy
patent: 5442277 (1995-08-01), Mori et al.
patent: 5451889 (1995-09-01), Heim et al.
patent: 5508653 (1996-04-01), Chu et al.
patent: 5528548 (1996-06-01), Horiguchi et al.
patent: 5543733 (1996-08-01), Mattos et al.
patent: 5576635 (1996-11-01), Partovi et al.
patent: 5589783 (1996-12-01), McClure
patent: 5604453 (1997-02-01), Pedersen
patent: 5646550 (1997-07-01), Campbell, Jr. et al.
patent: 5661685 (1997-08-01), Lee et al.
patent: 5726589 (1998-03-01), Cahill et al.
patent: 5748010 (1998-05-01), Haque
patent: 5825206 (1998-10-01), Krishnamurthy et al.
patent: 5880602 (1999-03-01), Kaminaga et al.
patent: B14617479 (1993-09-01), Hartmann et al.
Foss R. C. et al., "Application of a High-Voltage Pumped Supply for Low-Power DRAM," Mosaid Technologies Incorporated Publication, Canada, Jan. 24, 1994, two pages.
Xilinx Corp., The Programmable Logic Data Book, "XC4000, XC4000A, XC4000H Logic Cell Array Families," pp. 2-7 to 2-46 (1994).
Xilinx Corp., The Programmable Logic Data Book, "XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families," pp. 2-105 to 2-124 (1994).
Altera Corp., data sheet, "FLEX 8000 Programmable Logic Device Family," pp. 1-22 (version 4, Aug., 1994).
C. Hu, "Future CMOS Scaling and Reliability," Proceedings of the IEEE, p. 682, May 1993.
R. Moazzami et al., "Projecting Gate Oxide Reliability and Optimizing Reliability Screens," IEEE Trans. on Electron. Devices, p. 1643, Jul. 1990.
T. Chan et al., "The Impact of Gate-Induced Drain Leakage Current on MOSFET Scaling," IEDM Tech. Dig., p. 718, 1987.
J. Williams, "Mixing 3V and 5V ICs," IEEE Spectrum, p. 40, Mar. 1993.
B. Prince et al., "IC Voltage Dives," IEEE Spectrum, p. 22, May 1992.
B. Davari et al., "CMOS Scaling for High Performance and Low Power--The Next Ten Years," Proceedings of the IEEE, p. 595, Apr. 1995.
A. Chandrakasan et al., "Low-Power CMOS Digital Design," IEEE Journal of Solid-State Circuits, p. 473, Apr. 1992.
M. Kakumu et al., "Power-Supply Voltage Impact on Circuit Performance for Half and Lower Submicrometer CMOS LSI," IEEE Trans. on Electron Devices, p. 1902, Aug. 1990.
S. Reddy et al., "A High Density Embedded Array Programmable Logic Architecture," in Proc. CICC, May 1994, p. 9.2.1.
R. Patel et al., "A 90.7MHz--2.5 Million Transistor CMOS CPLD with JTAG Boundry Scan and In-System Programmability," in Proc. CICC, p. 24.5.1, May 1995.
The 2.5 V Power Supply Interface Standard, JEDEC Standard, No. 8-5, Oct. 1995.
D. Dobberpuhl et al., "A 200-MHz 64-b Dual Issue CMOS Microprocessor," IEEE Journal of Solid-State Circuits, p. 1555, Nov. 1992.
M. Pelgrom et al., "A 3/5 Compatible I/O Buffer," IEEE Journal of Solid-State Circuits, p. 823, Jul. 1995.
M. Ueda et al., "A 3.3V ASIC for Mixed Voltage Applications With Shut Down Mode," in Proc. CICC, p. 25.5.1, May 1993.
A. Roberts et al., "A 256K SRAM With On-Chip Power Supply Conversion," IEEE International Solid-State Circuits Conference, p. 252, Feb. 1987.
K. Ishibashi et al., "A Voltage Down Converter With Submicroampere Standby Current for Low-Power Static RAM's," IEEE Journal of Solid-State Circuits, p. 920, Jun. 1992.
Xilinx Corp., The Programmable Logic Data Book, "The Best of XCELL," pp. 9-1 to 9-32 (1994).
Intel Datasheet entitled "Pentium.RTM. Processor at iCOMP.RTM. Index 815/100 MHz, Pentium Processor at iCOMP Index 735/90 MHz, Pentium Processor at iCOMP Index 610/75 MHz, with Voltage Reduction Technology," Copyright.COPYRGT. Intel Corporation 1996, Order No. 242973-001, Mar. 1996, pp. 1-73.
Intel Datasheet entitled "Pentium.RTM. Processors with Voltage Reduction Technology," Order No. 242557-005, Aug. 1996, pp. 1-81.

Affiliated with

Also associated with

Rating

Overvoltage-tolerant interface for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Overvoltage-tolerant interface for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Overvoltage-tolerant interface for integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2068501