Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2011-05-03
2011-05-03
Bocure, Tesfaldet (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S360000, C375S340000
Reexamination Certificate
active
07936855
ABSTRACT:
An oversampling data recovery circuit for a receiver comprises a plurality of sampling circuits for sampling an input data upon a plurality of clocks to generate a plurality of sample data, respectively, an edge detector for determining an edge of the input data by monitoring the plurality of sample data, and a state machine for selecting one from the plurality of sample data as an output data of the oversampling data recovery circuit according to the edge of the input data, such that the receiver will have an optimum timing margin.
REFERENCES:
patent: 6947493 (2005-09-01), Cohen et al.
patent: 7015726 (2006-03-01), Tayler et al.
patent: 7240249 (2007-07-01), Buchmann et al.
patent: 2003/0068000 (2003-04-01), Warren
patent: 2004/0037383 (2004-02-01), Song
patent: 2006/0044022 (2006-03-01), Tayler et al.
Hsiao Shun-Yuan
Lee Tzuen-Hwan
Bocure Tesfaldet
ITE Tech. Inc.
Jianq Chyun IP Office
LandOfFree
Oversampling data recovery circuit and method for a receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Oversampling data recovery circuit and method for a receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Oversampling data recovery circuit and method for a receiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2670851