Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1995-09-28
1997-12-16
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
H04L 700
Patent
active
056993897
ABSTRACT:
A correlation circuit (200) for detecting a correct phase for data bits in a received data stream includes a clock generator (204) configured to generate a plurality of clock signals, each clock signal having a predetermined unique clock phase. A plurality of data correlators (210, 212, 214, 216, 218, 220) generate respective pass indications when respective unique clock phases are adequate for accurate detection of the data bits in the data stream. In response to the pass indications, a control circuit (206) provides a clock signal for clocking the data. The control circuit (206) includes a delay block (278) and decision logic (270) for selectively delaying one clock phase of the generated plurality of clock phases. The control circuit may provide one of the generated clock phases or a delayed clock phase for clocking the received data.
REFERENCES:
patent: 4458206 (1984-07-01), Dellande et al.
patent: 4821297 (1989-04-01), Bergmann et al.
patent: 4829543 (1989-05-01), Borth et al.
patent: 5022054 (1991-06-01), Wang
patent: 5084891 (1992-01-01), Ariyavisitakul et al.
patent: 5428647 (1995-06-01), Rasky et al.
Beladi S. Hossein
Marko Paul D.
Chin Stephen
Kim Kevin
Motorola Inc.
Rauch John G.
LandOfFree
Oversampling correlator with virtual clock phase for a telecommu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Oversampling correlator with virtual clock phase for a telecommu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Oversampling correlator with virtual clock phase for a telecommu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-214355