Computer graphics processing and selective visual display system – Computer graphics display memory system – Frame buffer
Reexamination Certificate
2006-02-14
2006-02-14
Nguyen, Kimbinh T. (Department: 2671)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Frame buffer
C345S545000, C345S547000, C345S558000, C345S560000
Reexamination Certificate
active
06999089
ABSTRACT:
An overlay video processing system provides an early start to pixel processing for the next overlay scan line. The overlay processor begins processing the next overlay scan line while still displaying the current scan line. A FIFO buffer is used to provide the overlay video data to the display. When the buffer provides a predetermined amount of data to the current overlay scan line, the buffer begins to load the data for the next overlay scan line. In one embodiment, the buffer may begin loading data for the next overlay scan line when approximately half the current overlay scan line is displayed.
REFERENCES:
patent: 5043714 (1991-08-01), Perlman
patent: 5526024 (1996-06-01), Gaglianello et al.
patent: 5657055 (1997-08-01), Kansal et al.
patent: 5694141 (1997-12-01), Chee
patent: 5739868 (1998-04-01), Butler et al.
patent: 5808630 (1998-09-01), Pannell
patent: 5917959 (1999-06-01), Kagawa et al.
patent: 6044419 (2000-03-01), Hayek et al.
patent: 6172669 (2001-01-01), Murphy et al.
patent: 6272252 (2001-08-01), Eldridge et al.
Lam Fong-Shek
Meinerth Kim A.
Fish & Richardson P.C.
Nguyen Kimbinh T.
LandOfFree
Overlay scan line processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Overlay scan line processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Overlay scan line processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3645639