Overlapped DMA line transfers

Details Overlapped DMA line transfers Overlapped DMA line transfers

1998-02-06

2000-02-29

Cabeca, John W.

Electrical computers and digital processing systems: memory

Storage accessing and control

Memory configuring

711167, 711169, 711150, G06F 1200

Patent

active

060322381

ABSTRACT:
A method and apparatus is provided which allows overlapping of DMA line read and line write cycles. In an exemplary embodiment, the PLB Line Read Word Address bus is used with a DMA controller sideband signal to detect the conditions required to allow the DMA controller to start the line write one cycle prior to the completion of the line read cycle. A reference bit is set when the first word of a multi-word line transfer has been read. A sideband timing signal is generated one cycle prior to the completion of the read cycle indicating that there is only one read data phase remaining of the line read. If the first word to be written out to memory has been read or is available when the timing signal is generated, the write operation is begun prior to the final phase of the memory read transfer, and the read and write operations are overlapped thereby accomplishing an overlapped read/write transfer in fewer cycles than the sum of read and write transfer cycles if done sequentially.

REFERENCES:
patent: 4803618 (1989-02-01), Ita et al.
patent: 4890226 (1989-12-01), Itoh
patent: 5003465 (1991-03-01), Chisholm et al.

Affiliated with

Also associated with

Rating

Overlapped DMA line transfers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Overlapped DMA line transfers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Overlapped DMA line transfers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-692978