Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2011-06-14
2011-06-14
Butler, Dennis M (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S320000, C713S324000
Reexamination Certificate
active
07962774
ABSTRACT:
An over-provisioned multicore processor employs more cores than can simultaneously run within the power envelope of the processor, enabling advanced processor control techniques for more efficient workload execution, despite significantly decreasing the duty cycle of the active cores so that on average a full core or more may not be operating.
REFERENCES:
patent: 7086058 (2006-08-01), Luick
patent: 7093147 (2006-08-01), Farkas et al.
patent: 7249268 (2007-07-01), Bhandarkar
patent: 7412353 (2008-08-01), Borkar et al.
patent: 2008/0028244 (2008-01-01), Capps et al.
patent: 2008/0115010 (2008-05-01), Rothman et al.
patent: 2008/0163255 (2008-07-01), Munoz et al.
Chakraborty, et al, Computation Spreading: Employing Hardware Migration to Specialize CMP Cores On-the-fly, ASPLOS '06, Oct. 21-25, 2006, San Jose, California, USA.
Wenisch, Stephen Somogyi, et al., Temporal Streaming of Shared Memory, Proceedings of the 32nd International Symposium on Computer Architecture, ISCA 2005, ACM, NY, NY.
Wells, Philip M., Hardware Support for Spin Management in Overcommitted Virtual Machines, Parallel Architectures and Compilation Techniques Conference, Sep. 16-20, 2006, pp. 124-133, Seattle, Washington.
Welsh, Matt et al., SEDA: An Architecture for Well-Conditioned, Scalable Internet Services, pp. 230-243, Proceedings of the Eighteenth Symposium on Operating Systems Principles (SOSP-18), Banff, Canada, Oct. 2001.
Uhlig, Rich et al., Intel Virtualization Technology, IEEE Computer, May 2005, pp. 48-56, IEEE Computer Society, Washington, DC.
Torrellas, et al, Benefits of Cache-Affinity Scheduling in Shared Memory Multiprocessor: A Summary, ACM Sigmetrics, pp. 272-274, May 1993, New York, New York.
Torrellas, et al, Characterizing the Caching and Synchronization Performance of a Multiprocessor Operating System, Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 162-174, Oct. 1992, ACM, NY, NY.
Speight, Evan, et al., Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors, Proceedings of the 32ndInternational Symposium on Computer Architecture ISCA '05 ACM, NY, NY.
Smith, Alan Jay, Cache Memories, Computing Surveys, Sep. 1982, vol. 14, No. 3, pp. 474-530, ACM, NY, NY.
Ramirez, Alex, et al., Code Layout Optimization for Transaction Processing Workloads, Proceedings of the 28th International Symposium on Computer Architecture, ISCA 2005, pp. 155-164, ACM, NY, NY.
Redstone, Joshua, et al., An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture, Proceedings of the 9thInternational Conference on Architecture Support for Programming Languages and Operating Systems, Nov. 2000, pp. 245-256, ACM, NY, NY.
Magnusson, Peter S., et al, Simics: A Full Systems Simulation Platform, IEEE Computer, Feb. 2002, pp. 50-58, IEEE Computer Society, Washington, DC.
Pai, Vivek S., et al., Locality-Aware Request Distribution in Cluster-based Network Servers, Proceedings of the 8thInternational Conference on Architecture Support for Programming Languages and Operating Systems, Oct. 1998, pp. 205-216, ACM, NY, NY.
Lo, Jack L., et al., An Analysis of Database Workload Performance on Simultaneous Multiheaded Processors, Proceedings of the 25th International Symposium on Computer Architecture, ISCA, Jun. 1998, pp. 39-50, IEEE—USA, Washington, DC.
Lee, Hsein-Hsin S., et al., Stack Value File: Custom Microarchitecture for the Stack, High-Performance Computer Architecture, 2001. HPCA. The Seventh International Symposium on Jan. 19-24, 2001, pp. 5-14, IEEE—USA, Washington, DC.
Li, Tao, et al., Understanding and Improving Operating System Effects in Control Flow Prediction, Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), San Jose, California, Oct. 5-9, 2002, pp. 68-80, ACM, NY, NY.
Larus, James R. et al., Using Cohort Scheduling to Enhance Server Performance, USENIX Annual Technical Conference Proceedings of the General Track of the annual conference on USENIX Annual Technical Conference, 2002, pp. 103-114, USENIX Association Berkeley, CA.
Kumar, Rakesh, et al., Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, Proceedings of the 31st International Symposium on Computer Architecture ISCA 2004, IEEE—USA, Washington, DC.
Harizopoulos , Stavros, et al., Steps Towards Cache-Resident Transaction Processing, Proceedings of the 30th VLDB Conference, Toronto, Canada, Aug. 29-Sep. 3, 2004, pp. 660-671.
Gloy, Nicolas, et al., An Analysis of Dynamic Branch Prediction Schemes on System Workload, Proceedings of the 23rd International Symposium on Computer Architecture, ISCA May 1996, pp. 12-50, ACM, NY, NY.
Eden, A.N., et al., The YAGS Branch Prediction Scheme, Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture, 1998, pp. 69-77, IEEE, Washington, DC.
Beckman, Bradford M., et al., Managing Wire Delay in Large Chip-Microprocessor Caches, Proceedings of the 37th Annual International Symposium on Microarchitecture, 2004, IEEE, Washington, DC.
Chang, Jichuan, et al., Cooperative Caching for Chip Multiprocessors, Proceedings of the 33rdInternational Symposium on Computer Architecture, 2006, IEEE, Washington, DC.
Barroso, Luiz Andre, et al., Memory System Characterization of Commercial Workloads, Proceedings of the 25th annual international symposium on Computer Architecture, 1998, pp. 3-14, IEEE, Washington, DC.
Barford, Paul, et al., Generating Representative Web Workloads for Network and Server Performance, pp. 151-160, Sigmetrics '98/Performance'98, Joint International Conference on Measurement and Modeling of Computer Systems, 1998, pp. 151-160, ACM, NY, NY.
Balakrishnan, Saisanthosh, et al., The Impact of Performance Asymmetry in Emerging Multicore Architectures, Proceedings of the 32ndInternational Symposium on Computer Architecture, 2005, IEEE, Washington, DC.
Anderson, Thomas E., et al., The Interaction of Architecture and Operating System Design, The Interaction of Architecture and Operating System Design, Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, 1991, pp. 108-120, ACM, NY, NY.
Alameldeen, Alaa R., et al., Variability in Architectural Simulations of Multi-threaded Workloads, Proceedings of the Ninth Internation Symposium on High-Performance Computer Architecture, 2003, IEEE, Washington, DC.
Ailamkai Anastassia, et al., DBMSs on a Modern Processor: Where Does Time Go?. Proceedings of the 25th VLDB Conference, Edinburgh, Scotland, 1999, pp. 266-277.
Agarwal, Anant, et al., Cache Performance of Operating System and Multiprogramming Workloads, ACM Transactions on Computer Systems, vol. 6, No. 4, Nov. 1988, pp. 393,431, ACM, NY, NY.
Chakraborty Koushik
Sohi Gurindar S.
Wells Philip M.
Boyle Fredrickson , S.C.
Butler Dennis M
Wisconsin Alumni Research Foundation
LandOfFree
Over-provisioned multicore processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Over-provisioned multicore processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Over-provisioned multicore processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2664031