Over approximation of integrated circuit based clock gating...

Details Over approximation of integrated circuit based clock gating... Over approximation of integrated circuit based clock gating...

2007-08-09

2010-12-14

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07853907

ABSTRACT:
A novel method for optimizing the implementation of clock gating logic in digital circuits utilizing clock gating. The method over-approximates the clock gating function by removing the variable with the least influence on the resulting approximation function. Approximations of clock gating functions expressed in normal form are performed by removing an appropriate component from the function. Approximations of clock gating functions expressed in conjunctive normal form are performed by removing a clause from the function. Approximations of clock gating functions expressed in disjunctive normal form are performed by removing a literal from a clause in the function.

REFERENCES:
patent: 7370292 (2008-05-01), Baumgartner et al.
patent: 7458050 (2008-11-01), Arbel et al.
patent: 7562325 (2009-07-01), Arbel et al.
patent: 2004/0019468 (2004-01-01), De Moura et al.
patent: 2004/0153977 (2004-08-01), Wilcox et al.
patent: 2004/0230923 (2004-11-01), Wilcox et al.
patent: 2005/0005255 (2005-01-01), Grinchuk et al.
patent: 2006/0129952 (2006-06-01), Baumgartner et al.
patent: 2007/0130549 (2007-06-01), Eisner et al.
patent: 2008/0127002 (2008-05-01), Baumgartner et al.
patent: 2010/0042569 (2010-02-01), Arbel et al.
A. Kemper et al., “Optimizing Boolean Expression in Object Bases”, (Source: http://www.vldb.org/conf/1992/P079.PDF) Proceedings of the 18th Conference on Very Large Databases, Morgan Kaufman pubs. (Los Altos CA), Vancouver (1992).
A.C. Williams et al., “Simultaneous optimization of dynamic power, area and delay in behavioural synthesis”, IEE Proceedings: Computers and Digital Techniques, v 147, n 6, Nov. 2000, p. 383-390.

Affiliated with

Also associated with

Rating

Over approximation of integrated circuit based clock gating... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Over approximation of integrated circuit based clock gating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Over approximation of integrated circuit based clock gating... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4176645